
8-Bit CMOS Microcontroller Family

SAB-C511 SAB-C511A SAB-C513 SAB-C513A SAB-C513A-H

Advance Information

- Fully software compatible to standard 8051/8052 microcontrollers
- Up to 8 MHz operating frequency
- Up to 12 K×8 ROM / EEPROM
- Up to 256×8 RAM
- Up to 256 x 8 XRAM
- Four 8-bit ports
- Up to three 16-bit Timers / Counters (Timer 2 with Up/Down and 16-bit Autoreload Feature)
- Synchronous Serial Channel (SSC)
- Optional USART
- Up to seven interrupt sources, two priority levels
- Power Saving Modes
- P-LCC-44 package
- Temperature Ranges : SAB-C511 / 511A / 513 / 513A
 T_A : 0 ℃ to 70 ℃

SAF-C513A T_A : -40 °C to 85 °C



rje

- (= - (= - (=

The SAB-C511, SAB-C511A, SAB-C513, SAB-C513A, and SAB-C513A-H are members of a family of low cost microcontrollers, which are software compatible with the components of the SAB 8051, SAB 80C51 and SAB-C500 families.

The first four versions contains a non-volatile read-only (ROM) program memory. The SAB-C513A-H is a version with a 12 Kbyte EEPROM instead of ROM. This device can be used for prototype designs which have a demand for reprogrammable on-chip code memory.

The members of the microcontroller family differ in functionality according **table 1**. They offer different ROM sizes, different RAM/XRAM sizes and a different timer/USART configuration. Common to all devices is an advanced SSC serial port, a second synchronous serial interface, which is compatible to the SPI serial bus industry standard. The functionality of the SAB-C513A-H is a superset of all ROM versions of the SAB-C511/C513 family.

Table 1
Functionality of the SAB-C511/C513 MCUs

Device	ROM Size	EEPROM Size	RAM Size	XRAM Size	Timers 1)	USART	SSC
SAB-C511	2.5 KB]-	128 B	T-	T0, T1	_	1
SAB-C511A	4 KB	_	256 B	_	T0, T1	_	1
SAB-C513	8 KB	_	256 B	-	T0, T1, T2	1	1
SAB-C513A	12 KB	-	256 B	256 B	T0, T1, T2	1	1
SAB-C513A-H	_	12 KB	256 B	256 B	T0, T1, T2	1	1

¹⁾ T0/T1 refers to the standard 8051 timer 0/1 units, T2 refers to the 8052 timer 2 unit.

Table 2
Ordering Information

Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)			
SAB-C511-R8N	Q67120-C0984	P-LCC-44	with mask-programmable ROM (2.5K) (8 MHz)			
SAB-C511A-R8N	Q67120-C0985	P-LCC-44	with mask-programmable ROM (4K) (8 MHz)			
SAB-C513-R8N	Q67120-C0986	P-LCC-44	with mask-programmable ROM (8K) (8 MHz)			
SAB-C513A-R8N	Q67120-C0987	P-LCC-44	with mask-programmable ROM (12K) (8 MHz)			
SAF-C513A-R8N	Q67120-C0988	P-LCC-44	with mask-programmable ROM (12K) (8 MHz), ext. temp. – 40 °C to 85 °C			
SAF-C513A-H8N	Q67120-C0989	P-LCC-44	with reprogrammable EEPROM (12K) (8 MHz), ext. temp. – 40 °C to 85 °C			





Figure 1 SAB-C511/513 Logic Symbol

SIEIAIEIA2

Pin Configuration

(top view)



1) Secondary functions of these pins are not available in the SAB-C511/C511A

Figure 2

If the SAB-C513A-H is used in programming mode, the pin configuration is different to **figure 2** (see **figure 4**).

Table 3
Pin Definitions and Functions

Symbol	Pin Number	I/O*)	Function					
	P-LCC-44							
P1.7-P1.0	9-2	I/O	Port 1 is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current ($I_{i,t}$, in the DC characteristics) because of the internal pullup resistors. Port 1 also contains the timer 2 and SSC pins as secondary function. In general the output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. For the outputs of the SSC (SCLK, STO) special circuitry is implemented, providing true push-pull capability. The STO output in addition will have true tristate capability. When used for SSC inputs, the pull-up resistors will be switched off and the inputs will float (high ohmic inputs). Details about the port 1 structure see chapter 6.1.1.					
			The alt	ernate fun	actions are assigned to port 1, as follows:			
	2 3		P1.0 P1.1	T2 T2EX	Input to counter 2 1) Capture -Reload trigger of timer 2 1)			
	4		P1.2	SCLK	Up-Down count SSC Master Clock Output SSC Slave Clock Input			
	5		P1.3	SRI	SSC Receive Input			
	6 7		P1.4 P1.5	STO SLS	SSC Transmit Output Slave Select Input			
			1) not av	ailable in tl	he SAB-C511/511A			

^{*)} I = Input O = Output

Table 3
Pin Definitions and Functions (cont'd)

Symbol	Pin Number P-LCC-44	I/O*)	Function	on					
P3.0-P3.7	11, 13-19	I/O	Port 3 is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current ($I_{\rm IL}$, in the DC characteristics) because of the internal pullup resistors. Port 3 also contains the interrupt, timer, serial port and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.						
	1		The secondary functions are assigned to the pins of port 3 as follows:						
	11	ı	P3.0	RXD	Receiver data input (asynchronous) or data input/output (synchronous) of serial interface (USART) 1)				
	13	!	P3.1	TXD	Transmitter data output (USART) (asynchronous) or clock output (synchronous) of serial interface				
	14	İ	P3.2	ĪNT0	Interrupt 0 input / timer 0 gate control				
	i 15	!	P3.3	INT1	Interrupt 1 input / timer 1 gate control				
	16		P3.4	TO	Counter 0 input				
	117	1	P3.5	T1	Counter 1 input				
	18	i	P3.6	WR	Write control signal : latches the data byte from port 0 into the external data memory				
	19 		P3.7	RD	Read control signal : enables the external data memory to port 0				
			1) not av	ailable in th	e SAB-C511/511A				
XTAL2	20	-	XTAL2		erting oscillator amplifier.				

^{*)} I = Input O = Output

Table 3
Pin Definitions and Functions (cont'd)

Symbol	Pin Number	I/O*)	Function			
	P-LCC-44					
XTAL1	21		XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.			
P2.0-P2.7	24-31	I/O	Port 2 is a bidirectional I/O port with internal pullup resistors. Port 2 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 2 pins being externally pulled low will source current ($I_{\rm IL}$, in the DC characteristics) because of the internal pullup resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pullup resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.			
PSEN	32	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal program execution.			
RESET	10	-	RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal resistor to $V_{\rm SS}$ permits power-on reset using only an external capacitor to $V_{\rm CC}$.			

^{*)} I = Input O = Output

Table 3
Pin Definitions and Functions (cont'd)

Symbol	Pin Number	1/0*)	Function						
	P-LCC-44								
ALE	33	0	The Address Latch Enable output is used for latching the low-byte of the address in external memory during normal operation. It is activate every six oscillator periodes except during an external data memory access. If no external memory is used, the ALE signal generation be inhibited, reducing system RFI, by clearing register bit EALE in the SYSCON register.						
EΑ	35		External Access Enable When held at high level, instructions are fetched from the internal ROM when the PC is less than the size of the internal ROM: SAB-C511 0A00H SAB-C511A 1000H SAB-C513 2000H SAB-C513A/A-H 3000H When held at low level, the microcontroller fetches all instructions from external program memory.						
P0.0-P0.7	43-36	1/0	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impendance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pullup transistors when issuing 1s. External pullup resistors are required during program verification.						
V _{SS}	22	†-	Circuit ground potential						
V_{CC}	44	+	Power Supply terminal for all operating modes						
N.C.	1, 12, 23, 34		No connection, do not connect externally						

 $^{^*}$) I = Input O = Output




Figure 3
SAB-C513A-H Logic Symbol in Programming Mode




Figure 4
SAB-C513A-H Pin Configuration in Programming Mode (P-LCC-44)

Table 4
Pin Definitions and Functions in Programming Mode (SAB-C513A-H only)

Symbol	Pin Number	I/O*)	Function
	P-LCC-44		
PRES	15	1	Programming Interface Reset A high level on this input resets the programming interface and its registers to their initial state.
AD0 - AD7	43 - 36	I/O	Bidirectional Address/Data Bus AD0-7 is used to transfer data to and from the registers of the programming interface and to read the data of the memory field during EEPROM verification.
PALE	16		Programming Address Latch Enable This input is used to latch address information at AD0-7. The trailing edge of PALE is used to latch the register addresses. Each read or write access in programming mode must be initiated by a PALE high pulse.
PRD	18		Programming Read Control A low level at this pin (and PCS=low) enables the AD0-7 buffers for reading of the data or control registers of the programming interface.
PWR	19		Programming Write Control A low level at this pin (and PCS=low) causes the data at AD0- 7 to be written into the data or control registers of the programming interface.
PCS	17		Programming Chip Select A low level at this pin enables the access to the registers of the programming interface. If PCS is active, either PRD or PWR control whether data is read or written into the registers. PCS should be always deactivated between subsequent accesses to the programming interface.
XTAL2	20	1	XTAL2 Output of the inverting oscillator amplifier.
XTAL1	21	 	XTAL1 Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. During the device programming a clock must be always supplied.

^{*)} I = Input O = Output

Table 4
Pin Definitions and Functions in Programming Mode (SAB-C513A-H only) (cont'd)

Symbol	Pin Number	I/O*)	Function					
	P-LCC-44	≓ ⊹	l					
PMS0 PMS1 PMS2 PMS3	35 33 32 10		ming mode. In norma	put the SAB-C51 I mode the progra shown in the tab	3A-H into the program- amming mode select pins ble below. PMS0-3 must n the table below. Required Logic Level 0 1 0 1			
$\overline{V_{SS}}$	22	_	Circuit ground pote	ntial				
$V_{\rm cc}$	44	_	Power supply terminal for all operating modes No connection These pins must not be connected.					
N.C.	1-9, 11-14, 23-31, 24	-						

^{*) | =} Input O = Output

Ē

SAB-CSII/ CSIS

Functional Description

The SAB-C511/C513 microcontrollers are fully compatible to the standard 8051/80C52 and C500 microcontroller family. While maintaining all architectural and operational characteristics of the 80C52/C500 the SAB-C511/C513 incorporates enhancements such as additional internal XRAM and a second (synchronous) serial interface unit.

Figure 5 shows a block diagram of the SAB-C511/C513 microcontroller family.




Figure 5
Block Diagram of the SAB-C511/C513 Units

Reset Value: 00H

CPU

The SAB-C511/C513 are efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and for bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15 % three-byte instructions. With a 8 MHz crystal, 58 % of the instructions execute in 1.5 μ s.

Special Function Register PSW (Address D0_H)

	MSB							LSB	
Bit No.					3	2	1	0	
D0 _H	CY	AC	F0	RS1	RS0	OV	F1	P	PSW

Bit		Function
CY		Carry Flag
AC		Auxiliary Carry Flag (for BCD operations)
F0		General Purpose Flag
RS1 0 0 1 1	RS0 0 1 0 1	Register Bank select control bits Bank 0 selected, data address 00 _H -07 _H Bank 1 selected, data address 08 _H -0F _H Bank 2 selected, data address 10 _H -17 _H Bank 3 selected, data address 18 _H -1F _H
OV		Overflow Flag
F1		General Purpose Flag
P		Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/even number of "one" bits in the accumulator, i.e. even parity.

Special Function Registers

All registers except the program counter and the four general purpose register banks reside in the special function register area.

The 34 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in **table 5** and **table 6**. In **table 5** they are organized in groups which refer to the functional blocks of the SAB-C511/C513. **Table 6** illustrates the contents of the SFRs, e.g. the bits of the SFRs, in numeric order of their addresses.

Table 5 **SFRs - Functional Blocks**

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP SYSCON	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Stack Pointer System Control Reg. C511/C511A/C513 C513A/C513A-H	E0H ¹⁾ F0H ¹⁾ 83H 82H D0H ¹⁾ 81H B1H B1H	00H 00H 00H 00H 00H 07H XX1XXXX0B ³⁾ XX1XXXXXB ³⁾
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8H ¹⁾ B8H ¹⁾	X0000000B ₃₎
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80 _H ¹⁾ 90 _H ¹⁾ A0 _H ¹⁾ B0 _H ¹⁾	FF _H FF _H FF _H
SSC	SSCCON STB SRB SCF SCIEN SSCMOD	SSC Control Register SSC Transmit Buffer SSC Receive Register SSC Flag Register SSC Interrupt Enable Register SSC Mode Test Register	E8H ¹⁾ E9H EAH F8H ¹⁾ F9H EBH	07 _H XX _H ³) XX _H ³) XXXXXX00 _B ³ XXXXXX00 _B ³
USART	PCON ²⁾ SBUF SCON	Power Control Register Serial Channel Buffer Register Serial Channel 1 Control Register	87 _H 99 _H 98_H 1)	0XXX0000 _B 3) XX _H 3) 00 _H
Timer 0 / Timer 1	TCON TMOD TL0 TL1 TH0 TH1	Timer Control Register Timer Mode Register Timer 0, Low Byte Timer 1, Low Byte Timer 0, High Byte Timer 1, High Byte	88H ¹⁾ 89H 8AH 8BH 8CH 8DH	00H 00H 00H 00H 00H 00H
Timer 2	T2CON T2MOD RC2L RC2H TL2 TH2	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload/Capture Register, Low Byte Timer 2 Reload/Capture Register, High Byte Timer 2 Low Byte Timer 2 High Byte	C8H 19 C9H CAH CBH CCH CDH	00H XXXXXXX0B ³ 00H 00H 00H 00H
Power Save Mode	PCON 2)	Power Control Register	87 _H	0XXX0000B ³⁾

Bit-addressable special function registers
 This special function register is listed repeatedly since some bits of it also belong to other functional blocks.
 X means that the value is indeterminate and the location is reserved

5.05

Table 6
Contents of the SFRs, SFRs in Numeric Order of their Addresses

Addr	Register	Content	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
		Reset 1)								
80 _H	P0	FFH	+.7	.6	.5	.4	.3	.2	.1	.0
81 _H	SP	07 _H	.7	.6	.5	.4	.3	.2	.1	.0
82 _H	DPL	00 _H	.7	.6	.5	.4	.3	.2	1.1	.0
83 _H	DPH	00H	.7	.6	.5	.4	.3	.2	.1	.0
87 _H	PCON	0000B	SMOD	_		_	GF1	GF0	PDE	IDLE
88 _H	TCON	00H	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 _H	TMOD	00H	GATE	C/T	M1	M0	GATE	C/T	M1	MO
8A _H	TL0	00H	.7	.6	.5	.4	.3	.2	.1	.0
8BH	TL1	00H	.7	.6	.5	.4	.3	.2	.1	.0
8C _H	TH0	00H	.7	.6	.5	.4	.3	.2	.1	.0
8D _H	TH1	00H	.7	.6	.5	.4	.3	.2	.1	.0
90 _H	P1	FFH	-	†	SLS	STO	SRI	SCLK	T2EX	T2
98 _H	SCON	00H	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99H	SBUF	XXH	.7	.6	.5	.4	.3	.2	.1	.0
A0 _H	P2	FFH	.7	.6	.5	.4	.3	.2	.1	.0
A8 _H	IE	00 _H	EAL	WDT	ET2	ES0	ET1	EX1	ET0	EX0
B0 _H	P3	FFH	RD	WR	T1	T0	INT1	INT0	TxD0	RxD0
B1 _H	SYSCON	2)	, 1	0	EALE	-	0	Ţ- <u> </u>		XMAP ²⁾
B8 _H	IP	X000-	-	PSSC	PT2	PS	PT1	PX1	PT0	PX0
C8H	T2CON	00 _H	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/ RL2
C9H	T2MOD	xxxx-	† <u> </u>	-		-	-	_		DCEN
CAH	RC2L	00H	.7	.6	.5	.4	.3	.2	1.1	.0
СВН	RC2H	00H	.7	.6	.5	.4	.3	.2	.1	.0
CCH	TL2	00H	.7	.6	5	.4	.3	.2	.1	.0
CDH	TH2	00H	.7	.6	.5	.4	.3	.2	.1	.0
D0 _H	PSW	00H	CY	AC	F0	RS1	RS0	OV	F1	Р
E0 _H	ACC	00H	.7	.6	.5	.4	.3	.2	1.1	.0
E8 _H	SSCCON	07 _H	SCEN	TEN	MSTR	CPOL	CPHA	BRS2	BRS1	BRS0
E9 _H	STB	хх _Н	.7	.6	.5	.4	.3	.2	.1	.0
EAH	SRB	XXH	.7	.6	.5	1.4	.3	.2	.1	.0
EBH	SSCMOD	00H 3)	0	0	0	0	0	0	0	0
F0 _H	В	00H	.7	.6	.5	.4	.3	.2	.1	.0

Table 6
Contents of the SFRs, SFRs in Numeric Order of their Addresses (cont'd)

Addr	Register	Content after Reset 1)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
F8 _H	SCF	XXXX-	-	-		-	i	-	WCOL	TC
F9H	SCIEN	XXXX- XX00B	-	_	-	-	-	-	WCEN	TCEN

¹⁾ X means that the value is indeterminate and the location is reserved.

The availability of the XMAP bit and the reset value of SYSCON depends on the specific microcontroller:

SAB-C511/511A: 101X0XXXB - bit XMAP is not available

SAB-C513/513A/513A-H: 101X0XX0B - bit XMAP is available

³⁾ This register ist only used for test purposes and must not be written. Otherwise unpredictable results may occur.

Shaded registers are bit-addressable special function registers.

Timer/ Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 7:

Table 7
Timer/Counter 0 and 1 operating modes

Mode	Description		TM	OD	Input Clock		
	1	Gate	C/T	M1	MO	internal	external (max)
0	8-bit timer/counter with a divide-by-32 prescaler	X	X	0	0	$f_{\rm OSC}/_{12\times32}$	fosc/ _{24 × 32}
1	16-bit timer/counter	Х	Χ	0	1	$f_{\rm OSC}/_{12}$	f _{OSC} / ₂₄
2	8-bit timer/counter with 8-bit auto-reload	X	X	1	0	$f_{\rm OSC}/_{12}$	fosc/24
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	X	X	1	1	foso/12	.fosc/24

In "timer" function (C/ \overline{T} = '0') the register is incremented every machine cycle. Therefore the count rate is $f_{OSC}/12$.

In "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{\rm OSC}/24$. External inputs $\overline{\rm INT0}$ and $\overline{\rm INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 6** illustrates the input clock logic.




Figure 6
Timer/Counter 0 and 1 Input Clock Logic

Timer / Counter 2 (not available in the SAB-C511/C511A)

Timer 2 is a 16-bit Timer/Counter with up/down count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T2}$ (T2CON.1). It has three operating modes as shown in table 8.

Table 8
Timer/Counter 2 Operating Modes

	T2CON			T2MOD	T2CON			Input Clock	
Mode	R×CLK or T×CLK	CP/ RL2	TR2	DCEN	EXEN	P1.1/ T2EX	Remarks	internal	external (P1.0/T2)
16-bit Auto-	0	0	1	0	0	X	reload upon overflow		
reload	0	0	1	0	1	\	reload trigger (falling edge)	f _{osc} /12	max f _{osc} /24
	0	0	1	1	Χ	0	Down counting		
	0	0	1	1	X	1	Up counting		
16-bit Cap- ture	0	1	1	×	0	X	16-bit Timer/ Counter (only up-counting) capture TH2, TL2 → RC2H, RC2L	fosc/12	max f _{osc} /24
Baud Rate Gene- rator	1	X	1	×	0	X	no overflow interrupt request (TF2) extra external	fosc/2	max f _{osc} /24
off	X -	Х	0	X	. X	X	interrupt ("Timer 2") Timer 2 stops	_	

Note: \downarrow = \downarrow falling edge

10.0

Serial Interface (USART, not available in the SAB-C511/C511A)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 9**. **Figure 7** illustrates the block diagram of Baudrate generation for the serial interface.

Table 9
USART Operating Modes

Mada	SC	ON	Baudrate	Description
Mode	SM0	SM1		
0	0	0	f _{osc} /12	Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through T×D) or received (R×D)
2	1	0	f _{osc} /32 or f _{osc} /64	9-bit UART 11 bits are transmitted (T×D) or received (R×D)
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate




Figure 7
Block Diagram of Baud Rate Generation for the Serial Interface

The possible baudrates can be calculated using the formulas given in table 10.

Table 10 Baudrates Selection

Baud rate derived from	Interface Mode	Baudrate
Oscillator	0 2	∫ _{osc} /12 (2 ^{svo} ×∫ _{osc})/64
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1.3 1.3	$(2^{\text{SMOD}} \times \text{timer 1 overflow rate})/32$ $(2^{\text{SMOD}} \times f_{\text{OSC}})/(32 \times 12 \times (256\text{-TH1}))$
Timer 2	1.3	$f_{OSC}/(32 \times (65536-(RC2H, RC2L)))$

\$47.00 多数增加的增加的 1.00 mm,1.00 mm

Synchronous Serial Channel (SSC)

The SAB-C511/C513 microcontrollers provide a Synchronous Serial Channel unit, the SSC. This interface is compatible to the popular SPI serial bus interface. It can be used for simple I/O expansion via shift registers, for connection of a variety of peripheral components, such as A/D converters, EEPROMs etc., or for allowing several microcontrollers to be interconnected in a master/slave structure. It supports full-duplex or half-duplex operation and can run in a master or a slave mode. **Figure 8** shows the block diagram of the SSC.




Figure 8 SSC Blockdiagram

Additional On-Chip XRAM (not available in the SAB-C511/C511A/C513)

The SAB-C513A/C513A-H contain another 256 byte of on-chip RAM additional to the 256 byte internal RAM. This RAM is called XRAM ('eXtended RAM').

The additional on-chip XRAM is logically located in the external data memory range from address $FF00_H$ to $FFFF_H$. The contents of the XRAM are not affected by a reset. After power up the content is undefined, while it remains unchanged during and after reset as long as the power supply is not turned off. The XRAM is controlled by SFR SYSCON as shown in **table 11**.

Table 11
Control of the XRAM

SFR SYSCON Bit XMAP	Description
0	Reset value. Access to XRAM is disabled.
1	XRAM enabled. The signals RD and WR are not activated during MOVX accesses in the XRAM address range.

The XRAM is accessed as external data memory. Therefore, MOVX instruction types must be used for accessing the XRAM. A general overview gives **table 12**.

Table 12 Accessing the XRAM

Instruction using	Instruction	Remarks
DPTR (16-bit addr.)	MOVX A @DPTR MOVX @DPTR,A	Normally the use of these instructions would use a physically external memory. However, in the SAB-C513A/C513A-H the XRAM is accessed if it is enabled by bit XMAP and the 16-bit address (DPTR) is within the XRAM address range FF00 _H - FFFF _H .
R0/R1 (8-bit addr.)	MOVX A, @Ri MOVX @Ri,A	If XRAM is enabled in the SAB-C513A/C513A-H, MOVX instructions using Ri will always access the internal XRAM. External data memory cycles will not be generated in this case. If the XRAM is disabled, MOVX instructions using Ri will generate normal external data memory cycles.

Ę

Interrupt System

The SAB-C511/C513 provide 7 interrupt sources with two priority levels. **Figure 9** gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 9 Interrupt Request Sources

Table 13 Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003 _H
TF0	Timer 0 interrupt	000BH
IE1	External interrupt 1	0013H
TF1	Timer 1 interrupt	001BH
RI + TI	USART serial port interrupt, (SAB-C513/C513A/C513A-H only)	0023 _H
TF2 + EXF2	Timer 2 interrupt	002BH
SSCI	Synchronous serial channel interrupt (SSC)	0043 _H

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 14**.

Table 14 Priority-within-Level Structure

Interrupt Source		Priority	
External Interrupt 0,	IE0	High	
Synchronous Serial Channel	SSC	Ĭ	
Timer 0 Interrupt,	TF0		
External Interrupt 1,	IE1	↓ ↓	
Timer 1 Interrupt,	TF1		
Universal Serial Channel,	RI or TI		
Timer 2 Interrupt,	TF2 or EXF2	Low	

Power Saving Modes

Two power down modes are available, the idle mode and the power down mode. In the idle mode only the CPU will be deactivated while in the power down mode the on-chip oscillator is stopped.

The bits PDE and IDLE select the power down mode or the idle mode, respectively. If the power down mode and the idle mode are set at the same time, power down takes precedence. **Table 15** gives a general overview of the power saving modes.

Table 15
Entering and leaving the power saving modes

Mode	Entering Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	– enabled interrupt – Hardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power Down Mode	ORL PCON, #02H	Hardware Reset	Oscillators are stopped. Contents of on-chip RAM and SFR's are maintained (leaving power down mode means redefinition of SFR's contents)

In the power down mode of operation, $V_{\rm CC}$ can be reduced to minimize power consumption. It must be ensured, however, that $V_{\rm CC}$ is not reduced before the power down mode is invoked, and that $V_{\rm CC}$ is restored to its normal operating level, before the power down mode is terminated. The reset signal that terminates the power down mode also restarts the oscillator. The reset should not be activated before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).

Absolute Maximum Ratings

Ambient temperature under bias (T _A)	0 °C to + 70 °C
Storage temperature (T _{ST})	
Voltage on $V_{\rm CC}$ pins with respect to ground ($V_{\rm SS}$)	
Input current on any pin during overload condition Absolute sum of all input currents during overload condition	
Power dissipation	TBD

Note:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ($V_{\rm IN} > V_{\rm CC}$ or $V_{\rm IN} < V_{\rm SS}$) the Voltage on $V_{\rm CC}$ pins with respect to ground ($V_{\rm SS}$) must not exceed the values defined by the absolute maximum ratings.

11

DC Characteristics

 $V_{\rm CC}$ = 5 V + 10 %, -15 %; $V_{\rm SS}$ = 0 V; $T_{\rm A}$ = 0 to +70 °C

Parameter	Symbol	Limi	t Values	Unit	Test Condition	
		min. max.				
nput low voltage (except EA, RESET)	$V_{i\perp}$	- 0.5	0.2 V _{CC} - 0.1	٧	_	
nput low voltage (EA)	V _{IL3}	- 0.5	0.2 V _{CC} - 0.3	٧	_	
Input low voltage (RESET)	V_{IL2}	- 0.5	0.2 V _{CC} + 0.1	٧	_	
Input high voltage (except EA, RESET, XTAL1)	V_{iH}	0.2 V _{CC} + 0.9	V _{CC} + 0.5	V	_	
Input high voltage to XTAL1	$V_{\rm IH1}$	0.7 V _{CC}	$V_{\rm CC}$ + 0.5	٧		
Input high voltage to EA, RESET	V_{IH2}	0.6 V _{CC}	$V_{\rm CC}$ + 0.5	٧	_	
Output low voltage Ports 1, 2, 3 (except P1.2, P1.4) Port 0, ALE, PSEN P1.2 / P1.4 pull-down transistor resistance	$V_{ m OL} \ V_{ m OL1} \ R_{ m DSon}$	_ _ _	0.45 0.45 120	V V Ω	$I_{\rm OL}$ = 1.6 mA ¹⁾ $I_{\rm OL}$ = 3.2 mA ¹⁾ $V_{\rm OL}$ = 0.45 V	
Output high voltage Ports 1, 2, 3	V_{OH}	2.4 0.9 V _{cc}	_	V	$I_{OH} = -80 \mu\text{A}$ $I_{OH} = -10 \mu\text{A}$	
Port 0 in ext. bus mode, ALE, PSEN P1.2 / P1.4 pull-up transistor resistance	$V_{ m OH1}$ $R_{ m DSon}$	2.4 0.9 V _{CC} -	- - 120	V V Ω	$I_{\text{OH}} = -800 \mu\text{A}$ $I_{\text{OH}} = -80 \mu\text{A}$ $V_{\text{OH}} = 0.9 V_{\text{CC}}$	
Logic 0 input current (Ports 1, 2, 3)	I_{IL}	- 10	- 50	μA	$V_{IN} = 0.45 \text{ V}$	
Logical 1-to-0 transition current (Ports 1, 2, 3)	I_{TL}	- 65	- 650	μА	V _{IN} = 2 V	
Maximum output low current per pin (Ports 0, 1, 2, 3)	I_{OLM}	_	5	mA	<i>V</i> _{OL} ≤ 1 V	
Input leakage current Port 0 (if EA=0), EA, P1.2, P1.3, P1.5 as SSC inputs	$I_{\sqcup 1}$	_	± 1	μА	$0.45 < V_{IN} < V_{CC}$	
Pin capacitance 7)	C_{10}	_	10	pF	$f_{\rm C} = 1 \text{ MHz},$	

DC Characteristics (cont'd)

 $V_{\rm CC} = 5 \text{ V} + 10 \%, -15 \%; V_{\rm SS} = 0 \text{ V};$ $T_{\rm A} = 0 \text{ to} + 70 ^{\circ}\text{C}$

Parameter	Symbol	nbol Limit Values		Unit	Test Condition	
		min.	in. max.			
Power supply current:						
SAB-C511/C511A/C513/C513A						
Active mode, 8 MHz 61	$I_{\rm cc}$	_	TBD	mA	$V_{\rm CC} = 5 \text{ V},^{4)}$	
Idle mode, 8 MHz 6)	$I_{\rm cc}$	-	TBD	mA	$V_{\rm CC} = 5 \text{ V},^{5)}$	
Power Down Mode	I_{PD}		50	μA	$V_{\rm CC} = 2 \dots 5.5 \rm V,^{3)}$	
SAB-C513A-H						
Active mode, 8 MHz ⁶⁾	$I_{\rm CC}$	-	TBD	mA	$V_{\rm CC} = 5 \text{ V,}^{4}$	
ldle mode, 8 MHz 61	$I_{\rm CC}$	_	TBD	mA	$V_{\rm CC} = 5 \text{ V},^{5)}$	
Power Down Mode	I_{PD}	-	700	μΑ	$V_{\rm CC} = 2 \dots 5.5 {\sf V}^{3)}$	

Notes:

- Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the $V_{
 m OL}$ of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- 2 Capacitive loading on ports 0 and 2 may cause the $V_{\rm OH}$ on ALE and $\overline{\rm PSEN}$ to momentarily fall bellow the 0.9 $V_{\rm CC}$ specification when the address lines are stabilizing.
- I_{PO} (Power Down Mode) is measured under following conditions: \overrightarrow{EA} = Port0 = V_{cc} ; RESET = V_{ss} ; XTAL2 = N.C.; XTAL1 = V_{ss} ; all other pins are disconnected.
- 4) I_{CC} (active mode) is measured with:

XTAL1 driven with t_{CLCH} , t_{CHC} ; = 5 ns, $V_{IL} = V_{SS} + 0.5 \text{ V}$, $V_{IH} = V_{CC} - 0.5 \text{ V}$; XTAL2 = N.C.; \overline{EA} = Port0 = RESET = V_{cc} ; all other pins are disconnected. I_{cc} would be slightly higher if a crystal oscillator is used (appr. 1 mA).

- 5 $I_{\rm CC}$ (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_{CLCH} , $t_{CHCL} = 5$ ns, $V_{IL} = V_{SS} + 0.5$ V, $V_{IH} = V_{CC} - 0.5$ V; XTAL2 = N.C.; RESET = \overline{EA} = V_{SS} ; Port0 = V_{GC} ; all other pins are disconnected;
- 6 I_{CC Max} at other frequencies is given by:

SAB-C511/C511A/C513/C513A: Active mode: TBD Idle mode: TBD

SAB-C513A-H: TBD Active mode:

TBD Idle mode:

where $f_{\rm OSC}$ is the oscillator frequency in MHz. $I_{\rm CC}$ values are given in mA and measured at $V_{\rm CC}=5$ V.

7) This parameter is periodically sampled and not 100% tested.

AC Characteristics (Apply to all SAB-C511/513 Family Microcontrollers)

 $V_{\rm CC}$ = 5 V + 10 %, -15 %; $V_{\rm SS}$ = 0 V $T_{\rm A}$ = 0 °C to + 70 °C

(C_L for port 0, ALE and \overline{PSEN} outputs = 100 pF; C_L for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				
		8 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 8 MHz		
		min.	max.	min.	max.	1
ALE pulse width	t _{LHLL}	210	-	2t _{CLCL} - 40	_	ns
Address setup to ALE	t _{AVLL}	85	-	t _{CLCL} - 40	_	ns
Address hold after ALE	t _{LLAX}	102	_	t _{CLCL} - 23	_	ns
ALE low to valid instr in	t _{LLIV}	-	400	-	4t _{CLCL} - 100	ns
ALE to PSEN	t_{LLPL}	100	_	t _{CLCL} - 25	_	ns
PSEN pulse width	t_{PLPH}	340	-	$3t_{CLCL} - 35$	_	ns
PSEN to valid instr in	t_{PLIV}	_	275	_	$3t_{CLCL} - 100$	ns
Input instruction hold after PSEN	t_{PXiX}	0	-	0	_	ns
Input instruction float after PSEN	t _{PXIZ} *)	_	105	_	t _{CLCL} - 20	ns
Address valid after PSEN	t _{PXAV} ')	100	-	t _{CLCL} - 25	_	ns
Address to valid instr in	t _{AVIV}	-	510	_	5t _{CLCL} ~ 115	ns
Address float to PSEN	t _{AZPL}	0	-	0	_	ns

^{*)} Interfacing the SAB-C511/513 microcontrollers to devices with float times up to 100 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

External Data Memory Characteristics

Parameter	Symbol	Limit Values				
		8 MHz Cloc		k Variable Clock 1/t _{CLCL} = 3.5 MHz to 8 MHz		
		min.	max.	min.	max.	
RD pulse width	t _{RLRH}	650	-	6t _{CLCL} - 100	_	ns
WR pulse width	t _{WLWH}	650	-	6t _{CLCL} - 100	_	ns
Address hold after ALE	t _{LLAX2}	215	-	2t _{CLCL} - 35	_	ns
RD to valid data in	t_{RLDV}	_	460	_	5t _{CLCL} - 165	ns
Data hold after RD	t_{RHDX}	0	_	0	-	ns
Data float after RD	t _{RHDZ}	_	180	_	2t _{CLCL} - 70	ns
ALE to valid data in	t _{LLDV}	-	850	_	8t _{CLCL} - 150	ns
Address to valid data in	t _{AVDV}	_	960	_	9t _{CLCL} - 165	ns
ALE to WR or RD	t _{LLWL}	325	425	$3t_{CLCL} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to WR or RD	t _{AVWL}	370	-	4t _{CLCL} - 130	_	ns
WR or RD high to ALE high	t _{WHLH}	85	165	$t_{\rm CLCL}-40$	t _{CLCL} + 40	ns
Data valid to WR transition	t _{avwx}	75	-	$t_{\rm CLCL} - 50$		ns
Data setup before WR	t _{avwh}	725	_	7t _{CLCL} - 150	_	ns
Data hold after WR	t_{WHQX}	75	_	$t_{\rm CLCL}-40$	_	ns
Address float after RD	t _{RLAZ}	_	0	_	0	ns

SSC Interface Characteristics

Parameter	Symbol		Unit	
		min.	max.	
Clock Cycle Time : Master Mode	t _{SCLK}	1	i -	μs
Slave Mode	t _{SCLK}	900	_	ns
Clock high time	t _{SCH}	400	_	ns
Clock low time	t _{SCL}	400	_	ns
Data output delay	t _D	-	100	ns
Data output hold	t _{HO}	0	-	ns
Data input setup	$t_{\rm S}$	100	_	ns
Data input hold	$t_{\rm HI}$	100	_	ns
TC bit set delay	$t_{ m DTC}$	-	16 t _{CLCL}	ns

External Clock Characteristics

Parameter	Symbol		Limit Values	Unit
			Variable Clock Freq. = 3.5 MHz to 8 MHz	
		min.	max.	
Oscillator period	t_{CLCL}	125	290	ns
High time	t_{CHCX}	30	$t_{\rm CLCL} - t_{\rm CLCX}$	ns
Low time	t _{CLCX}	30	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns
Rise time	l _{CLCH}	-	30	ns
Fall time	I _{CHCL}	_	30	ns




Figure 10 Program Memory Read Cycle




Figure 11 Data Memory Read Cycle

; a sa

--10

1 位 100円 編





Figure 12 Data Memory Write Cycle



Notes: Shown is the data/clock relationship for CPOL = CPHA = 1. The timing diagram is valid for the other cases accordingly.

In the case of slave mode and CPHA = 0, the output delay for the MSB applies to the falling edge of \overline{SLS} (if transmitter is enabled).

In the case of master mode and CPHA = 0, the MSB becomes valid after the data has been written into the shift register, i.e. at least one half SCLK clock cycle before the first clock transition.

Figure 13 SSC Timing





Figure 14
External Clock Drive Drive at XTAL2

(CHR24)

111

ROM Verification Characteristics (only ROM versions SAB-C511 / C511A / C513 / C513A)

Parameter	Symbol		Unit	
		min.	max.	
Address to valid data	t_{AVQV}	_	48 <i>t</i> _{CLCL}	ns
ENABLE to valid data	$t_{\sf ELQV}$	_	48t _{CLCL}	ns
Data float after ENABLE	t _{EHOZ}	0	48t _{CLCL}	ns
Oscillator frequency	1/t _{CLCL}	4	6	MHz



Device Type	ROM Size	Active Address Lines at Port 2	Inactive Address Lines at Port 2
SAB-C511	2.5 KB	P2.0 - P2.3 = A8 - A11	P2.4 - P2.6 = V _{SS}
SAB-C511A	4 KB	P2.0 - P2.3 = A8 - A11	P2.4 - P2.6 = V _{SS}
SAB-C513	8 KB	P2.0 - P2.4 = A8 - A12	P2.5 - P2.6 = V _{SS}
SAB-C513A	12 KB	P2.0 - P2.5 = A8 - A13	P2.6 = V _{SS}

Figure 15 ROM Verification Timing

AC Characteristics of SAB-C513A-H Programming Interface

 $V_{\rm CC}$ = 5 V + 10 %, -15 %; $V_{\rm SS}$ = 0 V $T_{\rm A}$ = 0 °C to + 70 °C

Parameter	Symbol		Unit	
	1	min.	max.	
ALE pulse width	t _{PLL}	60	-	ns
Address setup to ALE	t_{PAL}	20	_	ns
Address hold after ALE	t _{PLA}	20	-	ns
Address to valid data out	I _{PAD}	-	230	ns
PRD/PWR pulse width	t_{PCC}	250		ns
PRD to valid data out	t_{PRDV}	-	200	ns
Data hold after PWR	t_{PWDH}	0	-	ns
Data float after PRD	t_{PDZ}		40	ns
Chip select setup to ALE active	t_{PCS}	0	_	ns
Chip select hold after PRD/PWR inactive	t _{PCH}	0		ns
ALE to PWR or PRD	I _{PLC}	90		ns
PWR or PRD high to ALE high	· t _{PCL}	20	-	ns
Data setup before PWR rising edge	$t_{\sf PWDS}$	50		ns
Data hold after PWR rising edge	t _{PWDH}	0		ns
Data float after PCS	t_{PDF}	-	40	ns




Figure 16
SAB-C513A-H Programming Interface Read Cycle




Figure 17
SAB-C513A-H Programming Interface Write Cycle

Reset Characteristics (SAB-C513A-H only)

Parameter	Symbol	Limit Values				
		8 MHz Clock		Variable Clock 1/t _{CLCL} = 3.5 MHz to 8 MHz		
		min.	max.	min.	max.	
RESET pulse width	t_{RLRH}	10	-	10	_	ms






Figure 18 Reset Pulse



AC Inputs during testing are driven at $V_{\rm CC}$ - 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at $V_{\rm Hmin}$ for a logic '1' and $V_{\rm H,max}$ for a logic '0'.

Figure 19
AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded $V_{\rm OH}/V_{\rm OL}$ level occurs. $I_{\rm OL}/I_{\rm OH} \ge \pm$ 20 mA

Figure 20 AC Testing: Float Waveforms




Figure 21
Recommended Oscillator Circuits for Crystal Oscillator

Package Outlines

