PD-95937

International

IRF7805/IRF7805APbF

HEXFET® Chip-Set for DC-DC Converters

- N Channel Application Specific MOSFETs
- Ideal for Mobile DC-DC Converters
- Low Conduction Losses
- Low Switching Losses
- Lead-Free

Description

These new devices employ advanced HEXFET Power MOSFET technology to achieve an unprecedented balance of on-resistance and gate charge. The reduced conduction and switching losses make them ideal for high efficiency DC-DC Converters that power the latest generation of mobile microprocessors.

The IRF7805/IRF7805A offers maximum efficiency for mobile CPU core DC-DC converters.



Device Features

	IRF7805	IRF7805A
Vds	30V	30V
Rds(on)	$11 \text{m}\Omega$	$11m\Omega$
Qg	31nC	31nC
Qsw	11.5nC	
Qoss	36nC	36nC

Parameter		Symbol	IRF7805	IRF7805A	Units
Drain-Source Voltage	V _{DS}	3	V		
Gate-Source Voltage	V _{GS}	±			
Continuous Drain or Source	ontinuous Drain or Source 25°C		13	13	A
Current ($V_{gs} \ge 4.5V$) 70°C			10	10	
Pulsed Drain Current ^①	I _{DM}	100	100		
Power Dissipation 25°C		P _D	2	W	
		1.			
Junction & Storage Temperat	T_, T _{stg}	–55 te	°C		
Continuous Source Current (I	۱ _s	2.5	2.5	A	
Pulsed source Current	I _{SM}	106	106		

Absolute Maximum Ratings

Thermal Resistance

Parameter		Max.	Units
Maximum Junction-to-Ambient3	$R_{_{ ext{ hetaJA}}}$	50	°C/W

International **ICR** Rectifier

Electrical Characteristics		IRF7805			IRF7805A]	
Parameter		Min	Тур	Max	Min	Тур	Max	Units	Conditions
Drain-to-Source Breakdown Voltage*	V _{(BR)DSS}	30	-	-	30	-	-	V	$V_{gs} = 0V$, $I_{D} = 250\mu A$
Static Drain-Source on Resistance*	R _{DS} (on)		9.2	11		9.2	11	mΩ	$V_{_{GS}} = 4.5V, I_{_{D}} = 7A@$
Gate Threshold Voltage*	V _{GS} (th)	1.0			1.0			V	$V_{_{DS}} = V_{_{GS}}, I_{_{D}} = 250 \mu A$
Drain-Source Leakage Current*	I _{DSS}			30			30	μA	$V_{_{\rm DS}} = 24V, V_{_{\rm GS}} = 0$
				150			150		$\begin{split} V_{_{DS}} &= 24 V, V_{_{GS}} = 0, \\ Tj &= 100^\circ C \end{split}$
Gate-Source Leakage Current*	I _{GSS}			±100			±100	nA	$V_{gs} = \pm 12V$
Total Gate Charge*	Q _g		22 ^④	31 [@]		22 ^④	31 ^④		$V_{_{\rm GS}} = 5V, I_{_{\rm D}} = 7A$
Pre-Vth Gate-Source Charge	Q _{gs1}		3.7			3.7			$V_{\rm DS} = 16V, I_{\rm D} = 7A$
Post-Vth Gate-Source Charge	Q _{gs2}		1.4			1.4		nC	
Gate to Drain Charge	Q _{gd}		6.8			6.8			
Switch Charge* (Q _{gs2} + Q _{gd})	Q _{sw}		8.2	11.5		8.2			
Output Charge*	Q _{oss}		30	36		30	36		$V_{_{\rm DS}} = 16V, V_{_{\rm GS}} = 0$
Gate Resistance	R _g		1.7			1.7		Ω	
Turn-on Delay Time	t _d (on)		16			16			$V_{DD} = 16V$
Rise Time	t _r		20			20		ns	$I_{D} = 7A$
Turn-off Delay Time	t _d (off)		38			38			$R_g = 2\Omega$
Fall Time	t _f		16			16			V _{gs} = 4.5V Resistive Load

Source-Drain Rating & Characteristics

Parameter		Min	Тур	Max	Min	Тур	Max	Units	Conditions
Diode Forward Voltage*	$V_{\rm SD}$			1.2			1.2	V	$I_{S} = 7A^{\odot}, V_{GS} = 0V$
Reverse Recovery Charges	Q _{rr}		88			88		nC	
Reverse Recovery Charge (with Parallel Schotkky)⑤	Q _{rr(s)}		55			55			

Notes:

 Notes:

 ①
 Repetitive rating; pulse width limited by max. junction temperature.

 ②
 Pulse width ≤ 300 µs; duty cycle ≤ 2%.

 ③
 When mounted on 1 inch square copper board, t < 10 sec.</td>

 ④
 Measured at V_{ps} < 100mV. This approximates actual operation of a synchronous rectifier.</td>

 ⑤
 Typ = measured - Q_{pss}

 *
 Devices are 100% tested to these parameters.

International

Power MOSFET Selection for DC/DC Converters

Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the $R_{ds(on)}$ of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms Q_{gs2} and Q_{oss} which are new to Power MOSFET data sheets.

 Q_{gs2} is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements, Q_{gs1} and Q_{gs2} , can be seen from Fig 1.

 Q_{gs2} indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached (t1) and the time the drain current rises to I_{dmax} (t2) at which time the drain voltage begins to change. Minimizing Q_{gs2} is a critical factor in reducing switching losses in Q1.

 Q_{oss} is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure 2 shows how Q_{oss} is formed by the parallel combination of the voltage dependant (non-linear) capacitance's C_{ds} and C_{dg} when multiplied by the power supply input buss voltage.

IRF7805/IRF7805APbF



Figure 1: Typical MOSFET switching waveform

Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

*dissipated primarily in Q1.

For the synchronous MOSFET Q2, $R_{ds(on)}$ is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge Q_{oss} and reverse recovery charge Q_{rr} both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and V_{in} . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of $\rm Q_{gd}/Q_{gs1}$ must be minimized to reduce the potential for Cdv/dt turn on.

Spice model for IRF7805 can be downloaded in machine readable format at www.irf.com.



Figure 2: Q_{oss} Characteristic

International

IRF7805/IRF7805APbF



www.irf.com

5

International



International

SO-8 Package Outline

Dimensions are shown in milimeters (inches)



SO-8 Part Marking Information (Lead-Free)



International **TOR** Rectifier

SO-8 Tape and Reel

Dimensions are shown in milimeters (inches)



NOTES

1. CONTROLLING DIMENSION : MILLIMETER. 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualifications Standards can be found on IR's Web site.

14.40 (.566) 12.40 (.488)

-

> International **ICR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.11/04 8 www.irf.com