S7IPLI27JB0/S7IPLI29JB0/S7IPL064JB0 with pSRAM Type 2, Rev D based MCPs



Stacked Multi-Chip Product (MCP) Flash Memory and RAM 128/64 Megabit (8/4M x 16-bit) CMOS 3.0 Volt-only Simultaneous Operation Page Mode Flash Memory and 32 Megabit (2M x 16-bit) Static RAM/Pseudo Static RAM

Data Sheet

ADVANCE INFORMATION

Notice to Readers: The Advance Information status indicates that this document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice.



Notice On Data Sheet Designations

Spansion LLC issues data sheets with Advance Information or Preliminary designations to advise readers of product information or intended specifications throughout the product life cycle, including development, qualification, initial production, and full production. In all cases, however, readers are encouraged to verify that they have the latest information before finalizing their design. The following descriptions of Spansion data sheet designations are presented here to highlight their presence and definitions.

Advance Information

The Advance Information designation indicates that Spansion LLC is developing one or more specific products, but has not committed any design to production. Information presented in a document with this designation is likely to change, and in some cases, development on the product may discontinue. Spansion LLC therefore places the following conditions upon Advance Information content:

"This document contains information on one or more products under development at Spansion LLC. The information is intended to help you evaluate this product. Do not design in this product without contacting the factory. Spansion LLC reserves the right to change or discontinue work on this proposed product without notice."

Preliminary

The Preliminary designation indicates that the product development has progressed such that a commitment to production has taken place. This designation covers several aspects of the product life cycle, including product qualification, initial production, and the subsequent phases in the manufacturing process that occur before full production is achieved. Changes to the technical specifications presented in a Preliminary document should be expected while keeping these aspects of production under consideration. Spansion places the following conditions upon Preliminary content:

"This document states the current technical specifications regarding the Spansion product(s) described herein. The Preliminary status of this document indicates that product qualification has been completed, and that initial production has begun. Due to the phases of the manufacturing process that require maintaining efficiency and quality, this document may be revised by subsequent versions or modifications due to changes in technical specifications."

Combination

Some data sheets will contain a combination of products with different designations (Advance Information, Preliminary, or Full Production). This type of document will distinguish these products and their designations wherever necessary, typically on the first page, the ordering information page, and pages with DC Characteristics table and AC Erase and Program table (in the table notes). The disclaimer on the first page refers the reader to the notice on this page.

Full Production (No Designation on Document)

When a product has been in production for a period of time such that no changes or only nominal changes are expected, the Preliminary designation is removed from the data sheet. Nominal changes may include those affecting the number of ordering part numbers available, such as the addition or deletion of a speed option, temperature range, package type, or V_{1O} range. Changes may also include those needed to clarify a description or to correct a typographical error or incorrect specification. Spansion LLC applies the following conditions to documents in this category:

"This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion LLC deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur."

Questions regarding these document designations may be directed to your local AMD or Fujitsu sales office.

S7IPLI27JB0/S7IPLI29JB0/S7IPL064JB0 with pSRAM Type 2, Rev D based MCPs

Stacked Multi-Chip Product (MCP) Flash Memory and RAM 128/64 Megabit (8/4M x 16-bit) CMOS 3.0 Volt-only Simultaneous Operation Page Mode Flash Memory and 32 Megabit (2M x 16-bit) Static RAM/Pseudo Static RAM



Data Sheet

ADVANCE INFORMATION

Distinctive Characteristics

MCP Features

- Power supply voltage of 2.7 V to 3.1 V
- High performance
 - 65 ns (65 ns Flash, 70 ns pSRAM)

■ Packages

- 7 x 9 x 1.2mm 56 ball FBGA
- 8 x 11.6 x 1.2mm 64 ball FBGA

■ Operating Temperature

- −25°C to +85°C
- −40°C to +85°C

General Description

The S71PL series is a product line of stacked Multi-Chip Product (MCP) packages and consists of:

- One S29PL129J, S29PL127J or S29PL064J Flash memory die
- One pSRAM type 2, Rev D die

The products covered by this document are listed in the table below:

		Flash Memory Density	,
	PL064J	PLI27J	PLI29J
pSRAM Density	S71PL064JB0	S71PL127JB0	S71PL129JB0



Product Selector Guide

64Mb Flash Memory

Device-Model#	Flash Access time (ns)	(p)SRAM density	(p)SRAM Access time (ns)	Package
S71PL064JB0-QB	65	32M pSRAM	70	TLC056

128Mb Flash Memory

Device-Model#	Flash Access time (ns)	pSRAM density	pSRAM Access time (ns)	Package
S71PL127JB0-QB	65	32M pSRAM	70	TLA064
S71PL129JB0-QB	65	32M pSRAM	70	TLA064



S7IPLI27JB0/S7IPLI29JB0/S7IPL064JB0 with	h	Table 9. Autoselect Codes (High Voltage Method)	
pSRAM Type 2, Rev D based MCPs		Table 10. Autoselect Codes for PL129J	47
Distinctive Characteristics		Protection/Unprotection	48
MCP Features		Table 11. PL129J Boot Sector/Sector Block Addresses for	
General Description		Protection/Unprotection	49
Product Selector Guide		Table 12. PL064J Boot Sector/Sector Block Addresses for Protection/Unprotection	50
64Mb Flash Memory		Table 13. PL032J Boot Sector/Sector Block Addresses for	50
I28Mb Flash Memory		Protection/Unprotection	51
Connection Diagram (S7IPL064J)		Selecting a Sector Protection Mode	
Connection Diagram (S7IPLI27J)		Table 14. Sector Protection Schemes	
		Sector Protection	
Connection Diagram (S7IPLI29J)		Persistent Sector Protection	
Special Handling Instructions For FBGA Package		Password Sector Protection	
Pin Description		WP# Hardware Protection	
Logic Symbol		Selecting a Sector Protection Mode	
Ordering Information	. 10	Persistent Sector Protection	
Physical Dimensions	. 12	Persistent Protection Bit (PPB)	
TLC056—56-ball Fine-Pitch Ball Grid Array		Persistent Protection Bit Lock (PPB Lock)	
(FBGA) 9 x 7mm Package	I2	Dynamic Protection Bit (DYB)	
TSC056—56-ball Fine-Pitch Ball Grid Array			
(FBGA) 9 x 7mm Package	13	Persistent Sector Protection Mode Locking Bit	
TLA064—64-ball Fine-Pitch Ball Grid Array		Password Protection Mode	
(FBGA) 8 x II.6mm Package	I4	Password and Password Mode Locking Bit	
TSB064—64-ball Fine-Pitch Ball Grid Array		64-bit Password	
(FBGA) 8 x II.6 mm Package	15	Write Protect (WP#)	
,		Persistent Protection Bit Lock	
S29PL-J		High Voltage Sector Protection	56
•		Figure 1. In-System Sector Protection/Sector Unprotection	
General Description		Algorithms	
Simultaneous Read/Write Operation with Zero Latency	18	Temporary Sector Unprotect	
Page Mode Features	18	Figure 2. Temporary Sector Unprotect Operation	
Standard Flash Memory Features	19	Secured Silicon Sector Flash Memory Region	
Product Selector Guide	20	Factory-Locked Area (64 words)	58
Block Diagram	20	Customer-Lockable Area (64 words)	
Simultaneous Read/Write Block Diagram		Secured Silicon Sector Protection Bits Figure 3. Secured Silicon Sector Protect Verify	
Simultaneous Read/Write Block		Hardware Data Protection	
Diagram (PLI29J)	22	Low VCC Write Inhibit	
<u> </u>		Write Pulse "Glitch" Protection	
Pin Description		Logical Inhibit	
Logic Symbol		Power-Up Write Inhibit	
Device Bus Operations		Common Flash Memory Interface (CFI)	
Table 1. PL127J Device Bus Operations		Table 15. CFI Query Identification String	
Table 2. PL129J Device Bus Operations		Table 16. System Interface String	
Requirements for Reading Array Data		Table 17. Device Geometry Definition	
Random Read (Non-Page Read)		Table 18. Primary Vendor-Specific Extended Query	
Page Mode Read		Command Definitions	
Table 3. Page Select		Reading Array Data	
Simultaneous Read/Write Operation		Reset Command	
Writing Commands/Command Sequences		Autoselect Command Sequence	
Accelerated Program Operation		Enter Secured Silicon Sector/Exit Secured Silicon	• .
Autoselect Functions		Sector Command Sequence	65
Standby Mode		Word Program Command Sequence	
Automatic Sleep Mode		Unlock Bypass Command Sequence	
RESET#: Hardware Reset Pin		Figure 4. Program Operation	
Output Disable Mode		Chip Erase Command Sequence	
Table 4. PL127J Sector Architecture		Sector Erase Command Sequence	
Table 5. PL064J Sector Architecture Table 6. PL032J Sector Architecture		Figure 5. Erase Operation	
Table 7. S29PL129J Sector Architecture		Erase Suspend/Erase Resume Commands	
Table 8. Secured Silicon Sector Addresses		Program Suspend/Program Resume Commands	
Autoselect Mode		Command Definitions	




Table 0.3. Memory Array Command Definitions	
Table 0.4. Sector Protection Command Definitions	
Write Operation Status	73
DQ7: Data# Polling	
Figure 6. Data# Polling Algorithm	
RY/BY#: Ready/Busy#	
DQ6: Toggle Bit I	
Figure 7. Toggle Bit Algorithm	
DQ2: Toggle Bit II	
Reading Toggle Bits DQ6/DQ2	
DQ5: Exceeded Timing Limits	
DQ3: Sector Erase Timer	
Table 19. Write Operation Status	
Absolute Maximum Ratings	
Figure 8. Maximum Overshoot Waveforms	
Operating Ranges	
Industrial (I) Devices	
Extended (E) Devices	
Supply Voltages	
DC Characteristics	
Table 20. CMOS Compatible	
AC Characteristic	
Test Conditions	
Figure 9. Test Setups	
Table 21. Test Specifications	
Switching Waveforms	
Table 22. Key To Switching WaveformsFigure 10. Input Waveforms and Measurement Levels	
VCC RampRate	
Read Operations	
Figure 11. Read Operation Timings	
Figure 12. Page Read Operation Timings	
Reset	
Table 24. Hardware Reset (RESET#)	
Figure 13. Reset Timings	
Erase/Program Operations	
Table 25. Erase and Program Operation	87
Timing Diagrams	
Figure 14. Program Operation Timings	
Figure 15. Accelerated Program Timing Diagram	
Figure 16. Chip/Sector Erase Operation Timings	
Figure 17. Back-to-back Read/Write Cycle Timings	89
Figure 18. Data# Polling Timings	
(During Embedded Algorithms)	
Figure 19. Toggle Bit Timings (During Embedded Algorithms)	
Figure 20. DQ2 vs. DQ6	
Protect/Unprotect	91

Table 26. Temporary Sector Unprotect	91
Figure 21. Temporary Sector Unprotect Timing Diagram	. 91
Figure 22. Sector/Sector Block Protect and Unprotect Timing	
Diagram	. 92
Controlled Erase Operations	92
Table 27. Alternate CE# Controlled Erase and	
Program Operations	92
Figure 23. Alternate CE# Controlled Write (Erase/Program)	
Operation Timings	. 93
Table 28. CE1#/CE2# Timing (S29PL129J only)	
Figure 24. Timing Diagram for Alternating Between	, 0
CE1# and CE2# Control	93
Table 29. Erase And Programming Performance	
1 a 2 1 2 1 a 3 2 7 1 1 a 1 1 0 9 1 a 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	, .
Type 2 pSRAM D-die	
Type 2 p3KAM D-ule	
Features	95
Pin Description	95
Power Up Sequence	96
Timing Diagrams	96
Power Up	
Figure 25. Power Up 1 (CS1# Controlled)	
Figure 26. Power Up 2 (CS2 Controlled)	
	97
Functional Description	
Absolute Maximum Ratings	98
DC Recommended Operating Conditions	98
Capacitance	98
DC and Operating Characteristics	99
AC Operating Conditions	99
Test Conditions (Test Load and Test Input/Output Reference)	99
Figure 27. Output Load	
AC Characteristics	100
Timing Diagrams	101
Read Timings	
Figure 28. Timing Waveform of Read Cycle(1)	101
Figure 29. Timing Waveform of Read Cycle(2)	101
Figure 30. Timing Waveform of Page Cycle (Page Mode Only)	101
Write Timings	
Figure 31. Write Cycle #1 (WE# Controlled)	
Figure 32. Write Cycle #2 (CS1# Controlled)	103
Figure 33. Timing Waveform of Write Cycle(3)	100
(CS2 Controlled)	103
Figure 34. Timing Waveform of Write Cycle(4) (UB#, LB#	10:
Controlled)	104

Revision Summary



MCP Block Diagram






Connection Diagram (S7IPL064J)

56-ball Fine-Pitch Ball Grid Array

(Top View, Balls Facing Down)



Notes:

- 1. A20 is shared for the 32M pSRAM configuration.
- 2. Connecting all Vcc and Vss balls to Vcc and Vss is recommended.


МСР	Flash-only Addresses	Shared Addresses
S71PL064JB0	A21	A20-A0



Connection Diagram (S7IPLI27J)

64-ball Fine-Pitch Ball Grid Array

(Top View, Balls Facing Down)



Notes:

1. A20 is shared for the 32M pSRAM and above configurations.


MCP	Flash-only Addresses	Shared Addresses
S71PL127JB0	A22-A21	A20-A0

- 2. Connecting all Vcc & Vss balls to Vcc & Vss is recommended.
- 3. Ball L5 will be Vccf in the 84-ball density upgrades. Do not connect to Vss or any other signal.



Connection Diagram (S7IPLI29J)

64-ball Fine-Pitch Ball Grid Array (Top View, Balls Facing Down)



Notes:

- 1. A20-A0 is shared between the flash and pSRAM, while A21 and CE2#f are flash-only signals.
- 2. Connecting all V_{CC} and V_{SS} balls to V_{CC} and V_{SS} is recommended.
- 3. Ball L5 is V_{CCf} in the 84-ball density upgrades. Do not connect to V_{SS} or any other signal.
- 4. Ball F9 is CE2# in an S71PL129JB0, while ball H2 is CE1# in an S71PL129JB0.

Special Handling Instructions For FBGA Package

Special handling is required for Flash Memory products in FBGA packages.


Flash memory devices in FBGA packages may be damaged if exposed to ultrasonic cleaning methods. The package and/or data integrity may be compromised if the package body is exposed to temperatures above 150°C for prolonged periods of time.



Pin Description

A21-A0 22 Address Inputs (Common) DQ15-DQ0 16 Data Inputs/Outputs (Common) CE1#f Chip Enable 1 (Flash) CE2#f Chip Enable 2 (Flash) CE1#ps Chip Enable 1 (pSRAM) CE2ps Chip Enable 2 (pSRAM) OE# Output Enable (Common) WE# Write Enable (Common) RY/BY# Ready/Busy Output (Flash 1) UB# Upper Byte Control (pSRAM) LB# Lower Byte Control (pSRAM) RESET# Hardware Reset Pin, Active Low (Flash 1) WP#/ACC Hardware Write Protect/Acceleration Pin (Flash) Flash 3.0 volt-only single power supply (see Product $V_{CC}f$ Selector Guide for speed options and voltage supply tolerances) pSRAM Power Supply $V_{CC}ps$ Device Ground (Common) V_{SS} NC Pin Not Connected Internally


Logic Symbol





Ordering Information

The order number is formed by a valid combinations of the following:



S71PL Multi-chip Product (MCP) 3.0-volt Simultaneous Read/Write, Page Mode Flash Memory and RAM

	S71PL064J	Valid Combinations				
Base Ordering Part Number	Package & Temperature	Package Modifier/ Model Number	Packing Type	Flash Speed Options (ns)	(p)SRAM Type/ Access Time (ns)	Package Marking
S71PL064JB0	BAW, BFW BAI, BFI	QB	0, 2, 3 (Note 1)	65	pSRAM2 Rev D die	(Note 2)

Notes:

- 1. Type 0 is standard. Specify other options as required.
- BGA package marking omits leading "S" and packing type designator from ordering part number.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.

	S71PL127J Vali	d Combinations				
Base Ordering Part Number	Package & Temperature	Package Modifier/Model Number	Packing Type	Flash Speed Options (ns)	(p)SRAM Type/ Access Time (ns)	Package Marking
S71PL127JB0	BAW, BFW BAI, BFI	QB	0, 2, 3 (Note 1)	65	pSRAM2 Rev D die	(Note 2)

Notes:

- 1. Type 0 is standard. Specify other options as required.
- BGA package marking omits leading "S" and packing type designator from ordering part number.

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



S71PL129J Valid Combinations						
Base Ordering Part Number	Package & Temperature	Model Number	Packing Type	Flash Speed Options (ns)	(p)SRAM Type/ Access Time (ns)	Package Marking
S71PL129JB0	BAW, BFW BAI, BFI	QB	0, 2, 3 (Note 1)	65	pSRAM2 Rev D die	(Note 2)

Notes:

- Type 0 is standard. Specify other options as required.
 BGA package marking omits leading "S" and packing type designator from ordering part number.


Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult your local sales office to confirm availability of specific valid combinations and to check on newly released combinations.



Physical Dimensions

TLC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 9 x 7mm Package



PACKAGE	TLC 056			
JEDEC	N/A			
DxE	9.00 mm x 7.00 mm PACKAGE			
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.20			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		9.00 BSC.		BODY SIZE
Е		7.00 BSC.		BODY SIZE
D1		5.60 BSC.		MATRIX FOOTPRINT
E1		5.60 BSC.		MATRIX FOOTPRINT
MD		8		MATRIX SIZE D DIRECTION
ME		8		MATRIX SIZE E DIRECTION
n		56		BALL COUNT
φb	0.35 0.40 0.45		0.45	BALL DIAMETER
eЕ	0.80 BSC.			BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A1,A8,D4,D5,E4,E5,H1,H8			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{\text{e/2}}$


- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3348 \ 16-038.22a



TSC056—56-ball Fine-Pitch Ball Grid Array (FBGA) 9 x 7mm Package



PACKAGE	TSC 056			
JEDEC	N/A			
DxE	9.0	0 mm x 7.00 PACKAGE	mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		9.00 BSC.		BODY SIZE
Е		7.00 BSC.		BODY SIZE
D1		5.60 BSC.		MATRIX FOOTPRINT
E1		5.60 BSC.		MATRIX FOOTPRINT
MD		8		MATRIX SIZE D DIRECTION
ME		8		MATRIX SIZE E DIRECTION
n		56		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ	0.80 BSC.			BALL PITCH
eD	0.80 BSC			BALL PITCH
SD / SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A1,A8,	D4,D5,E4,E5	5,H1,H8	DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASMF Y14 5M-1994
- ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.

/7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER

BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2


"+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.

A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3427 \ 16-038.22



TLA064—64-ball Fine-Pitch Ball Grid Array (FBGA) 8 x II.6mm Package



PACKAGE	TLA 064			
JEDEC	N/A			
DxE	11.6	60 mm x 8.00 PACKAGE	mm	
SYMBOL	MIN	NOM MAX		NOTE
Α			1.20	PROFILE
A1	0.17			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		11.60 BSC.		BODY SIZE
Е		8.00 BSC.		BODY SIZE
D1		8.80 BSC.		MATRIX FOOTPRINT
E1		7.20 BSC.		MATRIX FOOTPRINT
MD		12		MATRIX SIZE D DIRECTION
ME		10		MATRIX SIZE E DIRECTION
n		64		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0:80 BSC.		BALL PITCH
eD	0.80 BSC			BALL PITCH
SD/SE	0.40 BSC.			SOLDER BALL PLACEMENT
	A2,A3,A4,A5,A6,A7,A8,A9 B1,B2,B3,B4,B7,B8,B9,B10 C1,C2,C9,C10,D1,D10,E1,E10, F1,F5,F6,F10,G1,G5,G6,G10 H1,H10,J1,J10,K1,K2,K9,K10 L1,L2,L3,L4,L7,L8,L9,L10 M2,M3,M4,M5,M6,M7,M8,M9			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

n IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL

DIAMETER IN A PLANE PARALLEL TO DATUM C.

7 SD AND SE ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = e/2


- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- N/A

10 A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3352 \ 16-038.22a



TSB064—64-ball Fine-Pitch Ball Grid Array (FBGA) 8 x II.6 mm Package



PACKAGE	TSB 064			
JEDEC	N/A			
DxE	11.6	60 mm x 8.00 PACKAGE	mm	
SYMBOL	MIN	NOM	MAX	NOTE
Α			1.20	PROFILE
A1	017			BALL HEIGHT
A2	0.81		0.97	BODY THICKNESS
D		11.60 BSC.		BODY SIZE
Е		8.00 BSC.		BODY SIZE
D1		8.80 BSC.		MATRIX FOOTPRINT
E1		7.20 BSC.		MATRIX FOOTPRINT
MD		12		MATRIX SIZE D DIRECTION
ME		10		MATRIX SIZE E DIRECTION
n		64		BALL COUNT
φb	0.35	0.40	0.45	BALL DIAMETER
eЕ		0.80 BSC.		BALL PITCH
eD		0.80 BSC		BALL PITCH
SD/SE		0.40 BSC.		SOLDER BALL PLACEMENT
	A2,A3,A4,A5,A6,A7,A8,A9 B1,B2,B3,B4,B7,B8,B9,B10 C1,C2,C9,C10,D1,D10,E1,E10 F1,F5,F6,F10,G1,G5,G6,G10 H1,H10,J1,J10,K1,K2,K9,K10 L1,L2,L3,L4,L7,L8,L9,L10 M2,M3,M4,M5,M6,M7,M8,M9			DEPOPULATED SOLDER BALLS

NOTES:

- DIMENSIONING AND TOLERANCING METHODS PER ASME Y14.5M-1994.
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.
- 3. BALL POSITION DESIGNATION PER JESD 95-1, SPP-010.
- 4. e REPRESENTS THE SOLDER BALL GRID PITCH.
- SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.

SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.

 $\ensuremath{\mathsf{n}}$ IS THE NUMBER OF POPULTED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.

6 DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL

DIAMETER IN A PLANE PARALLEL TO DATUM C.

 AND SE ARE MEASURED WITH RESPECT TO DATUMS A

 AND B AND DEFINE THE POSITION OF THE CENTER SOLDER

 BALL IN THE OUTER ROW.

WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW SD OR SE = 0.000.

WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, SD OR SE = $\boxed{0/2}$

- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED BALLS.
- 9. N/A

1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK, METALLIZED MARK INDENTATION OR OTHER MEANS.

3351 \ 16-038.22a

S29PL-J

I28/I28/64/32 Megabit (8/8/4/2 M x I6-Bit) CMOS 3.0 Volt-only, SImultaneous Read/Write Flash Memory with Enhanced VersatileIO™ Control



Data Sheet

ADVANCE INFORMATION

Distinctive Characteristics

Architectural Advantages

■ 128/128/64/32 Mbit Page Mode devices

 Page size of 8 words: Fast page read access from random locations within the page

■ Single power supply operation

 Full Voltage range: 2.7 to 3.6 volt read, erase, and program operations for battery-powered applications

■ Dual Chip Enable inputs (only in PL129J)

 Two CE# inputs control selection of each half of the memory space

■ Simultaneous Read/Write Operation

- Data can be continuously read from one bank while executing erase/program functions in another bank
- Zero latency switching from write to read operations

■ FlexBank Architecture (PL127J/PL064J/PL032J)

4 separate banks, with up to two simultaneous operations per device

— Bank A:

PL127J -16 Mbit (4 Kw x 8 and 32 Kw x 31) PL064J - 8 Mbit (4 Kw x 8 and 32 Kw x 15) PL032J - 4 Mbit (4 Kw x 8 and 32 Kw x 7)

— Bank B:

PL127J - 48 Mbit (32 Kw x 96) PL064J - 24 Mbit (32 Kw x 48) PL032J - 12 Mbit (32 Kw x 24)

— Bank C:

PL127J - 48 Mbit (32 Kw x 96) PL064J - 24 Mbit (32 Kw x 48) PL032J - 12 Mbit (32 Kw x 24)

Bank D:

PL127J -16 Mbit (4 Kw x 8 and 32 Kw x 31) PL064J - 8 Mbit (4 Kw x 8 and 32 Kw x 15) PL032J - 4 Mbit (4 Kw x 8 and 32 Kw x 7)

■ FlexBank Architecture (PL129J)

- 4 separate banks, with up to two simultaneous operations per device
- CE#1 controlled banks:

Bank 1A:

PL129J - 16Mbit (4Kw x 8 and 32Kw x 31)

Bank 1B:

PL129J - 48Mbit (32Kw x 96)

— CE#2 controlled banks:

Bank 2A:

PL129J - 48 Mbit (32Kw x 96)

Bank 2B

PL129J - 16Mbit (4Kw x 8 and 32Kw x 31)

Enhanced VersatileI/O™ (V_{IO}) Control

- Output voltage generated and input voltages tolerated on all control inputs and I/Os is determined by the voltage on the V_{IO} pin
- $\,$ V $_{\text{IO}}$ options at 1.8 V and 3 V I/O for PL127J and PL129J devices
- 3V V_{IO} for PL064J and PL032J devices

Secured Silicon Sector region

- Up to 128 words accessible through a command sequence
- Up to 64 factory-locked words
- Up to 64 customer-lockable words

■ Both top and bottom boot blocks in one device

- Manufactured on 110 nm process technology
- Data Retention: 20 years typical
- Cycling Endurance: 1 million cycles per sector typical

Performance Characteristics

■ High Performance

- Page access times as fast as 20 ns
- Random access times as fast as 55 ns

■ Power consumption (typical values at 10 MHz)

- 45 mA active read current
- 17 mA program/erase current
- 0.2 μA typical standby mode current

Software Features

Software command-set compatible with JEDEC 42.4 standard

 Backward compatible with Am29F, Am29LV, Am29DL, and AM29PDL families and MBM29QM/RM, MBM29LV, MBM29DL, MBM29PDL families

■ CFI (Common Flash Interface) compliant

 Provides device-specific information to the system, allowing host software to easily reconfigure for different Flash devices

■ Erase Suspend / Erase Resume

Suspends an erase operation to allow read or program operations in other sectors of same bank

■ Program Suspend / Program Resume

 Suspends a program operation to allow read operation from sectors other than the one being programmed



■ Unlock Bypass Program command

 Reduces overall programming time when issuing multiple program command sequences

Hardware Features

■ Ready/Busy# pin (RY/BY#)

 Provides a hardware method of detecting program or erase cycle completion

■ Hardware reset pin (RESET#)

Hardware method to reset the device to reading array data

■ WP#/ ACC (Write Protect/Acceleration) input

- At V_{IL}, hardware level protection for the first and last two 4K word sectors.
- At V_{IH}, allows removal of sector protection
- At V_{HH}, provides accelerated programming in a factory setting

■ Persistent Sector Protection

 A command sector protection method to lock combinations of individual sectors and sector groups

- to prevent program or erase operations within that sector
- Sectors can be locked and unlocked in-system at V_{CC} level

■ Password Sector Protection

 A sophisticated sector protection method to lock combinations of individual sectors and sector groups to prevent program or erase operations within that sector using a user-defined 64-bit password

Package options

- Standard discrete pinouts
 11 x 8 mm, 80-ball Fine-pitch BGA (PL127J)
 (VBG080)
 8.15 x 6.15 mm, 48-ball Fine pitch BGA (PL064J/PL032J)
 (VBK048)
- MCP-compatible pinout
 8 x 11.6 mm, 64-ball Fine-pitch BGA (PL127J)
 7 x 9 mm, 56-ball Fine-pitch BGA (PL064J and PL032J)
 Compatible with MCP pinout, allowing easy integration of RAM into existing designs
- 20 x 14 mm, 56-pin TSOP (PL127J) (TS056)



General Description

The S29PL-J is a 128/128/64/32 Mbit, 3.0 volt-only Page Mode and Simultaneous Read/Write Flash memory device organized as 8/8/4/2 Mwords. The devices are offered in the following packages:

- 11mm x 8mm, 80-ball Fine-pitch BGA standalone (PL127J)
- 8mm x 11.6mm, 64-ball Fine-pitch BGA multi-chip compatible (PL127J)
- 8.15mm x 6.15mm, 48-ball Fine-pitch BGA standalone (PL064J/PL032J)
- 7mm x 9mm, 56-ball Fine-pitch BGA multi-chip compatible (PL064J and PL032J)
- 20mm x 14mm, 56-pin TSOP (PL127J)

The word-wide data (x16) appears on DQ15-DQ0. This device can be programmed in-system or in standard EPROM programmers. A 12.0 V V_{PP} is not required for write or erase operations.

The device offers fast page access times of 20 to 30 ns, with corresponding random access times of 55 to 70 ns, respectively, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls. Note: Device PL129J has 2 chip enable inputs (CE1#, CE2#).

Simultaneous Read/Write Operation with Zero Latency

The Simultaneous Read/Write architecture provides **simultaneous operation** by dividing the memory space into 4 banks, which can be considered to be four separate memory arrays as far as certain operations are concerned. The device can improve overall system performance by allowing a host system to program or erase in one bank, then immediately and simultaneously read from another bank with zero latency (with two simultaneous operations operating at any one time). This releases the system from waiting for the completion of a program or erase operation, greatly improving system performance.

The device can be organized in both top and bottom sector configurations. The banks are organized as follows:

Table 1:

Bank	PLI27J Sectors	PL064J Sectors	PL032J Sectors
Α	16 Mbit (4 Kw x 8 and 32 Kw x 31)	8 Mbit (4 Kw x 8 and 32 Kw x 15)	4 Mbit (4 Kw x 8 and 32 Kw x 7)
В	48 Mbit (32 Kw x 96)	24 Mbit (32 Kw x 48)	12 Mbit (32 Kw x 24)
С	48 Mbit (32 Kw x 96)	24 Mbit (32 Kw x 48)	12 Mbit (32 Kw x 24)
D	16 Mbit (4 Kw x 8 and 32 Kw x 31)	8 Mbit (4 Kw x 8 and 32 Kw x 15)	4 Mbit (4 Kw x 8 and 32 Kw x 7)

Table 2:

Bank	PLI29J Sectors	CE# Control
1A	16 Mbit (4 Kw x 8 and 32 Kw x 31)	CE1#
1B	48 Mbit (32 Kw x 96)	CE1#
2A	48 Mbit (32 Kw x 96)	CE2#
2B	16 Mbit (4 Kw x 8 and 32 Kw x 31)	CE2#

Page Mode Features

The page size is 8 words. After initial page access is accomplished, the page mode operation provides fast read access speed of random locations within that page.



Standard Flash Memory Features

The device requires a **single 3.0 volt power supply** (2.7 V to 3.6 V) for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations.

The device is entirely command set compatible with the **JEDEC 42.4 single-power-supply Flash standard**. Commands are written to the command register using standard microprocessor write timing. Register contents serve as inputs to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices.

Device programming occurs by executing the program command sequence. The Unlock Bypass mode facilitates faster programming times by requiring only two write cycles to program data instead of four. Device erasure occurs by executing the erase command sequence.

The host system can detect whether a program or erase operation is complete by reading the DQ7 (Data# Polling) and DQ6 (toggle) **status bits**. After a program or erase cycle has been completed, the device is ready to read array data or accept another command.

The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory.

Hardware data protection measures include a low V_{CC} detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of sectors of memory. This can be achieved insystem or via programming equipment.

The Erase Suspend/Erase Resume feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. If a read is needed from the Secured Silicon Sector area (One Time Program area) after an erase suspend, then the user must use the proper command sequence to enter and exit this region.

The **Program Suspend/Program Resume** feature enables the user to hold the program operation to read data from any sector that is not selected for programming. If a read is needed from the Secured Silicon Sector area, Persistent Protection area, Dynamic Protection area, or the CFI area, after a program suspend, then the user must use the proper command sequence to enter and exit this region.

The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the **automatic sleep mode**. The system can also place the device into the standby mode. Power consumption is greatly reduced in both these modes.

The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection.




Product Selector Guide

Part Number		S29PL032J/S29PL064J/S29PL-J/S29PL129J					
	$V_{CC}, V_{IO} = 2.7-3.6 \text{ V}$	55 (Note)	60	65			70
Speed Option	V _{CC} = 2.7–3.6 V, V _{IO} = 1.65–1.95 V (PL127J and PL129J only)				65	70	
Max Access T	Max Access Time, ns (t _{ACC})		60	25	65	70	70
Max CE# Access, ns (t _{CE})		55 (Note)	00	25	05	70	70
Max Page Access, ns (t _{PACC})		20 (Note)	25		25	30	20
Max OE# Acc	Max OE# Access, ns (t _{OE})		25		25	30	30

Note: Contact factory for availability

Block Diagram




Notes:

- 1. RY/BY# is an open drain output.
- 2. Amax = A22 (PL127J), A21 (PL129J and PL064J), A20 (PL032J).
- 3. For PL129J there are two CE# (CE1# and CE2#).




Simultaneous Read/Write Block Diagram



Note: Amax = A22 (PL127J), A21 (PL064J), A20 (PL032J).



Simultaneous Read/Write Block Diagram (PLI29J)



Note: Amax = A21 (PL129J).



Pin Description

Amax-A0 = Address bus

DQ15–DQ0 = 16-bit data inputs/outputs/float

CE# = Chip Enable Inputs
OE# = Output Enable Input

WE# = Write Enable $V_{SS} = Device Ground$

NC = Pin Not Connected Internally

RY/BY# = Ready/Busy output and open drain.

When RY/BY#= V_{IH} , the device is ready to accept read operations and commands. When RY/BY#= V_{OL} , the device is either executing an embedded algorithm or the device is executing a hardware

reset operation.

WP#/ACC = Write Protect/Acceleration Input.

When WP#/ACC= V_{IL} , the highest and lowest two 4K-word sectors are write protected regardless of other sector protection configurations. When WP#/ACC= V_{IH} , these sector are unprotected unless the DYB or PPB is programmed. When WP#/ACC= 12V, program and erase operations are accelerated.

V_{IO} = Input/Output Buffer Power Supply

(1.65 V to 1.95 V (for PL127J and PL129J) or 2.7 V

to 3.6 V (for all PLxxxJ devices))

 V_{CC} = Chip Power Supply

(2.7 V to 3.6 V or 2.7 to 3.3 V)

RESET# = Hardware Reset Pin CE1#, CE2# = Chip Enable Inputs.


CE1# controls the 64Mb in Banks 1A and 1B. CE2#

controls the 64 Mb in Banks 2A and 2B. (Only for

PL129J)

Note: Amax = A22 (PL127J), A21 (PL129J and PL064J), A20 (PL032J).

Logic Symbol





Device Bus Operations

This section describes the requirements and use of the device bus operations, which are initiated through the internal command register. The command register itself does not occupy any addressable memory location. The register is a latch used to store the commands, along with the address and data information needed to execute the command. The contents of the register serve as inputs to the internal state machine. The state machine outputs dictate the function of the device. Table 1 lists the device bus operations, the inputs and control levels they require, and the resulting output. The following subsections describe each of these operations in further detail.

Addresses DQI5-CE# OE# WF# RESET# WP#/ACC Operation (Amax-A0) DQ0 Read Н Н ī ī D_{OUT} A_{IN} D_IN Write L Н L Н X (Note 2) A_{IN} Standby V_{IO}± 0.3 V Χ Χ $V_{IO} \pm 0.3 V$ X (Note 2) High-Z Χ Output Disable High-Z Н Н Χ Н Χ Χ Χ L Χ Χ High-Z Reset Temporary Sector Unprotect Χ Χ Χ Χ V_{ID} A_{IN} D_{IN} (High Voltage)

Table I. PLI27J Device Bus Operations

Table 2. PLI29J Device Bus Operations

Operation	CEI#	CE2#	OE#	WE#	RESET#	WP#/ACC	Addresses (A2I-A0)	DQI5- DQ0
Read	L	Н	1	Н	Н	Х	A _{IN}	D _{OUT}
Redu	Н	L	_	''	''	^	AIN	DOUT
Write	L	Н	Н	L	Н	Х	A _{IN}	D _{IN}
Wille	Н	L			"	(Note 2)	AIN	DIN
Standby	V _{IO} ± 0.3 V	V _{IO} ± 0.3 V	Х	Х	V _{IO} ± 0.3 V	Х	Х	High-Z
Output Disable	L	L	Н	Н	Н	Х	Х	High-Z
Reset	Х	Х	Х	Х	L	Х	Х	High-Z
Temporary Sector Unprotect (High Voltage)	Х	Х	Х	Х	V _{ID}	Х	A _{IN}	D _{IN}

Legend: $L = Logic\ Low = V_{IL},\ H = Logic\ High = V_{IH},\ V_{ID} = 11.5-12.5\ V,\ V_{HH} = 8.5-9.5\ V,\ X = Don't\ Care,\ SA = Sector\ Address,\ A_{IN} = Address\ In,\ D_{IN} = Data\ In,\ D_{OUT} = Data\ Out$

Notes

- 1. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the High Voltage Sector Protection section.
- 2. WP#/ACC must be high when writing to upper two and lower two sectors.

Requirements for Reading Array Data

To read array data from the outputs, the system must drive the OE# and appropriate CE# pins (For PL129J - CE1#/CE2# pins) to V_{IL} . In PL129J, CE1# and CE2# are the power control and select the lower (CE1#) or upper (CE2#) halves of the device. CE# is the power control. OE# is the output control and gates array data to the output pins. WE# should remain at V_{IH} .

The internal state machine is set for reading array data upon device power-up, or after a hardware reset. This ensures that no spurious alteration of the memory content occurs during the power transition. No command is necessary in this mode to obtain array data. Standard microprocessor read cycles that assert valid addresses on the device address inputs produce valid data on the device data outputs. Each bank remains enabled for read access until the command register contents are altered.

Refer to Table 28 for timing specifications and to Figure 11 for the timing diagram. I_{CC1} in the DC Characteristics table represents the active current specification for reading array data.



Random Read (Non-Page Read)

Address access time (t_{ACC}) is equal to the delay from stable addresses to valid output data. The chip enable access time (t_{CE}) is the delay from the stable addresses and stable CE# to valid data at the output inputs. The output enable access time is the delay from the falling edge of the OE# to valid data at the output inputs (assuming the addresses have been stable for at least t_{ACC} – t_{OE} time).

Page Mode Read

The device is capable of fast page mode read and is compatible with the page mode Mask ROM read operation. This mode provides faster read access speed for random locations within a page. Address bits Amax–A3 select an 8 word page, and address bits A2–A0 select a specific word within that page. This is an asynchronous operation with the microprocessor supplying the specific word location.

The random or initial page access is t_{ACC} or t_{CE} and subsequent page read accesses (as long as the locations specified by the microprocessor falls within that page) is equivalent to t_{PACC} . When CE# (CE1# and CE#2 in PL129J) is deasserted (=V_{IH}), the reassertion of CE# (CE1# or CE#2 in PL129J) for subsequent access has access time of t_{ACC} or t_{CE} . Here again, CE# (CE1# /CE#2 in PL129J)selects the device and OE# is the output control and should be used to gate data to the output inputs if the device is selected. Fast page mode accesses are obtained by keeping Amax—A3 constant and changing A2—A0 to select the specific word within that page.

Word Δ2 ΔI Δ0 Word 0 0 0 0 0 Word 1 0 1 Word 2 0 1 0 0 1 Word 3 1 Word 4 1 0 0 Word 5 1 0 1 Word 6 1 1 0 Word 7 1 1 1

Table 3. Page Select

Simultaneous Read/Write Operation

In addition to the conventional features (read, program, erase-suspend read, erase-suspend program, and program-suspend read), the device is capable of reading data from one bank of memory while a program or erase operation is in progress in another bank of memory (simultaneous operation). The bank can be selected by bank addresses (PL127J: A22–A20, PL129J and PL064J: A21–A19, PL032J: A20–A18) with zero latency.

The simultaneous operation can execute multi-function mode in the same bank.

Table 0.1 Bank Select

Bank	PLI27J: A22–A20 PL064J: A21–A19 PL032J: A20–A18
Bank A	000
Bank B	001, 010, 011
Bank C	100, 101, 110
Bank D	111



Bank	CEI#	CE2#	PL129J: A21-A20
Bank 1A	0	1	00
Bank 1B	0	1	01, 10, 11
Bank 2A	1	0	00, 01, 10
Bank 2B	1	0	11

Writing Commands/Command Sequences

To write a command or command sequence (which includes programming data to the device and erasing sectors of memory), the system must drive WE# and CE# (CE1# or CE#2 in PL129J) to $V_{\rm IL}$, and OE# to $V_{\rm IH}$.

The device features an **Unlock Bypass** mode to facilitate faster programming. Once a bank enters the Unlock Bypass mode, only two write cycles are required to program a word, instead of four. The "Word Program Command Sequence" section has details on programming data to the device using both standard and Unlock Bypass command sequences.

An erase operation can erase one sector, multiple sectors, or the entire device. Table 4 indicates the set of address space that each sector occupies. A "bank address" is the set of address bits required to uniquely select a bank. Similarly, a "sector address" refers to the address bits required to uniquely select a sector. The "Command Definitions" section has details on erasing a sector or the entire chip, or suspending/resuming the erase operation.

 I_{CC2} in the DC Characteristics table represents the active current specification for the write mode. See the timing specification tables and timing diagrams in the Reset section for write operations.

Accelerated Program Operation

The device offers accelerated program operations through the ACC function. This function is primarily intended to allow faster manufacturing throughput at the factory.

If the system asserts V_{HH} on this pin, the device automatically enters the aforementioned Unlock Bypass mode, temporarily unprotects any protected sectors, and uses the higher voltage on the pin to reduce the time required for program operations. The system would use a two-cycle program command sequence as required by the Unlock Bypass mode. Removing V_{HH} from the WP#/ACC pin returns the device to normal operation. Note that V_{HH} must not be asserted on WP#/ACC for operations other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin should be raised to V_{CC} when not in use. That is, the WP#/ACC pin should not be left floating or unconnected; inconsistent behavior of the device may result.

Autoselect Functions

If the system writes the autoselect command sequence, the device enters the autoselect mode. The system can then read autoselect codes from the internal register (which is separate from the memory array) on DQ15–DQ0. Standard read cycle timings apply in this mode. Refer to the Secured Silicon Sector Addresses and Autoselect Command Sequence for more information.

Standby Mode

When the system is not reading or writing to the device, it can place the device in the standby mode. In this mode, current consumption is greatly reduced, and the outputs are placed in the high impedance state, independent of the OE# input.

The device enters the CMOS standby mode when the CE# (CE1#,CE#2 in PL129J) and RESET# pins are both held at $V_{IO} \pm 0.3$ V. (Note that this is a more restricted voltage range than V_{IH} .) If CE# (CE1#,CE#2 in PL129J) and RESET# are held at V_{IH} , but not within $V_{IO} \pm 0.3$ V, the device will be in the standby mode, but the standby current will be greater. The device requires standard access time (t_{CE}) for read access when the device is in either of these standby modes, before it is ready to read data.

If the device is deselected during erasure or programming, the device draws active current until the operation is completed.



I_{CC3} in DC Characteristics represents the CMOS standby current specification.

Automatic Sleep Mode

The automatic sleep mode minimizes Flash device energy consumption. The device automatically enables this mode when addresses remain stable for $t_{ACC} + 30$ ns. The automatic sleep mode is independent of the CE#, WE#, and OE# control signals. Standard address access timings provide new data when addresses are changed. While in sleep mode, output data is latched and always available to the system. Note that during automatic sleep mode, OE# must be at V_{IH} before the device reduces current to the stated sleep mode specification. I_{CC5} in DC Characteristics represents the automatic sleep mode current specification.

RESET#: Hardware Reset Pin

The RESET# pin provides a hardware method of resetting the device to reading array data. When the RESET# pin is driven low for at least a period of t_{RP} , the device immediately terminates any operation in progress, tristates all output pins, and ignores all read/write commands for the duration of the RESET# pulse. The device also resets the internal state machine to reading array data. The operation that was interrupted should be reinitiated once the device is ready to accept another command sequence, to ensure data integrity.

Current is reduced for the duration of the RESET# pulse. When RESET# is held at $V_{SS}\pm0.3$ V, the device draws CMOS standby current (I_{CC4}). If RESET# is held at V_{IL} but not within $V_{SS}\pm0.3$ V, the standby current will be greater.

The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the Flash memory, enabling the system to read the boot-up firmware from the Flash memory.

If RESET# is asserted during a program or erase operation, the RY/BY# pin remains a "0" (busy) until the internal reset operation is complete, which requires a time of t_{READY} (during Embedded Algorithms). The system can thus monitor RY/BY# to determine whether the reset operation is complete. If RESET# is asserted when a program or erase operation is not executing (RY/BY# pin is "1"), the reset operation is completed within a time of t_{READY} (not during Embedded Algorithms). The system can read data t_{RH} after the RESET# pin returns to V_{IH} .

Refer to the AC Characteristic tables for RESET# parameters and to Figure 13 for the timing diagram.

Output Disable Mode

When the OE# input is at V_{IH} , output from the device is disabled. The output pins (except for RY/BY#) are placed in the highest Impedance state



Table 4. PLI27J Sector Architecture

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA0	0000000000	4	000000h-000FFFh
	SA1	0000000001	4	001000h-001FFFh
	SA2	0000000010	4	002000h-002FFFh
	SA3	0000000011	4	003000h-003FFFh
	SA4	0000000100	4	004000h-004FFFh
	SA5	0000000101	4	005000h-005FFFh
	SA6	0000000110	4	006000h-006FFFh
	SA7	0000000111	4	007000h-007FFFh
	SA8	0000001XXX	32	008000h-00FFFFh
	SA9	00000010XXX	32	010000h-017FFFh
	SA10	00000011XXX	32	018000h-01FFFFh
	SA11	00000100XXX	32	020000h-027FFFh
	SA12	00000101XXX	32	028000h-02FFFFh
	SA13	00000110XXX	32	030000h-037FFFh
	SA14	00000111XXX	32	038000h-03FFFFh
	SA15	00001000XXX	32	040000h-047FFFh
	SA16	00001001XXX	32	048000h-04FFFFh
	SA17	00001010XXX	32	050000h-057FFFh
∢	SA18	00001011XXX	32	058000h-05FFFFh
Bank A	SA19	00001100XXX	32	060000h-067FFFh
m	SA20	00001101XXX	32	068000h-06FFFFh
	SA21	00001110XXX	32	070000h-077FFFh
	SA22	00001111XXX	32	078000h-07FFFFh
	SA23	00010000XXX	32	080000h-087FFFh
	SA24	00010001XXX	32	088000h-08FFFFh
	SA25	00010010XXX	32	090000h-097FFFh
	SA26	00010011XXX	32	098000h-09FFFFh
	SA27	00010100XXX	32	0A0000h-0A7FFFh
	SA28	00010101XXX	32	0A8000h-0AFFFFh
	SA29	00010110XXX	32	0B0000h-0B7FFFh
	SA30	00010111XXX	32	0B8000h-0BFFFFh
	SA31	00011000XXX	32	0C0000h-0C7FFFh
	SA32	00011001XXX	32	0C8000h-0CFFFFh
	SA33	00011010XXX	32	0D0000h-0D7FFFh
	SA34	00011011XXX	32	0D8000h-0DFFFFh
	SA35	00011100XXX	32	0E0000h-0E7FFFh
	SA36	00011101XXX	32	0E8000h-0EFFFFh
	SA37	00011110XXX	32	0F0000h-0F7FFFh
	SA38	00011111XXX	32	0F8000h-0FFFFFh



Table 4. PLI27J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA39	00100000XXX	32	100000h-107FFFh
	SA40	00100001XXX	32	108000h-10FFFFh
	SA41	00100010XXX	32	110000h-117FFFh
	SA42	00100011XXX	32	118000h-11FFFFh
	SA43	00100100XXX	32	120000h-127FFFh
	SA44	00100101XXX	32	128000h-12FFFFh
	SA45	00100110XXX	32	130000h-137FFFh
	SA46	00100111XXX	32	138000h-13FFFFh
	SA47	00101000XXX	32	140000h-147FFFh
	SA48	00101001XXX	32	148000h-14FFFFh
	SA49	00101010XXX	32	150000h-157FFFh
	SA50	00101011XXX	32	158000h–15FFFFh
	SA51	00101100XXX	32	160000h–167FFFh
	SA52	00101101XXX	32	168000h–16FFFFh
	SA53	00101110XXX	32	170000h–177FFFh
	SA54	00101111XXX	32	178000h-17FFFFh
	SA55	00110000XXX	32	180000h-187FFFh
	SA56	00110001XXX	32	188000h-18FFFFh
	SA57	00110010XXX	32	190000h–197FFFh
B ×	SA58	00110011XXX	32	198000h-19FFFFh
Bank B	SA59	00110100XXX	32	1A0000h-1A7FFFh
	SA60	00110101XXX	32	1A8000h–1AFFFFh
	SA61	00110110XXX	32	1B0000h-1B7FFFh
	SA62	00110111XXX	32	1B8000h–1BFFFFh
	SA63	00111000XXX	32	1C0000h-1C7FFFh
	SA64	00111001XXX	32	1C8000h-1CFFFFh
	SA65	00111010XXX	32	1D0000h-1D7FFFh
	SA66	00111011XXX	32	1D8000h–1DFFFFh
	SA67	00111100XXX	32	1E0000h-1E7FFFh
	SA68	00111101XXX	32	1E8000h–1EFFFFh
	SA69	00111110XXX	32	1F0000h-1F7FFFh
	SA70	00111111XXX	32	1F8000h-1FFFFFh
	SA71	01000000XXX	32	200000h-207FFFh
	SA72	01000001XXX	32	208000h-20FFFFh
	SA73	01000010XXX	32	210000h-217FFFh
	SA74	01000011XXX	32	218000h-21FFFFh
	SA75	01000100XXX	32	220000h-227FFFh
	SA76	01000101XXX	32	228000h-22FFFFh
	SA77	01000110XXX	32	230000h-237FFFh
	SA78	01000111XXX	32	238000h-23FFFh



Table 4. PLI27J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA79	01001000XXX	32	240000h-247FFFh
	SA80	01001001XXX	32	248000h-24FFFFh
	SA81	01001010XXX	32	250000h-257FFFh
	SA82	01001011XXX	32	258000h-25FFFFh
	SA83	01001100XXX	32	260000h-267FFFh
	SA84	01001101XXX	32	268000h-26FFFFh
	SA85	01001110XXX	32	270000h-277FFFh
	SA86	01001111XXX	32	278000h-27FFFFh
	SA87	01010000XXX	32	280000h-287FFFh
	SA88	01010001XXX	32	288000h-28FFFFh
	SA89	01010010XXX	32	290000h-297FFFh
	SA90	01010011XXX	32	298000h-29FFFFh
	SA91	01010100XXX	32	2A0000h-2A7FFFh
	SA92	01010101XXX	32	2A8000h-2AFFFFh
	SA93	01010110XXX	32	2B0000h-2B7FFFh
	SA94	01010111XXX	32	2B8000h-2BFFFFh
	SA95	01011000XXX	32	2C0000h-2C7FFFh
	SA96	01011001XXX	32	2C8000h-2CFFFFh
	SA97	01011010XXX	32	2D0000h-2D7FFFh
a ×	SA98	01011011XXX	32	2D8000h-2DFFFFh
Bank B	SA99	01011100XXX	32	2E0000h-2E7FFFh
	SA100	01011101XXX	32	2E8000h-2EFFFFh
	SA101	01011110XXX	32	2F0000h-2F7FFFh
	SA102	01011111XXX	32	2F8000h-2FFFFFh
	SA103	01100000XXX	32	300000h-307FFFh
	SA104	01100001XXX	32	308000h-30FFFFh
	SA105	01100010XXX	32	310000h-317FFFh
	SA106	01100011XXX	32	318000h-31FFFFh
	SA107	01100100XXX	32	320000h-327FFFh
	SA108	01100101XXX	32	328000h-32FFFFh
	SA109	01100110XXX	32	330000h-337FFFh
	SA110	01100111XXX	32	338000h-33FFFFh
	SA111	01101000XXX	32	340000h-347FFFh
	SA112	01101001XXX	32	348000h-34FFFFh
	SA113	01101010XXX	32	350000h-357FFFh
	SA114	01101011XXX	32	358000h-35FFFFh
	SA115	01101100XXX	32	360000h-367FFFh
	SA116	01101101XXX	32	368000h-36FFFFh
	SA117	01101110XXX	32	370000h-377FFFh
	SA118	01101111XXX	32	378000h-37FFFFh



Table 4. PLI27J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
-	SA119	01110000XXX	32	380000h-387FFFh
	SA120	01110001XXX	32	388000h-38FFFFh
	SA121	01110010XXX	32	390000h-397FFFh
	SA122	01110011XXX	32	398000h-39FFFFh
	SA123	01110100XXX	32	3A0000h-3A7FFFh
	SA124	01110101XXX	32	3A8000h–3AFFFFh
	SA125	01110110XXX	32	3B0000h-3B7FFFh
Bank B	SA126	01110111XXX	32	3B8000h-3BFFFFh
Ban	SA127	01111000XXX	32	3C0000h-3C7FFFh
	SA128	01111001XXX	32	3C8000h-3CFFFFh
	SA129	01111010XXX	32	3D0000h-3D7FFFh
	SA130	01111011XXX	32	3D8000h-3DFFFFh
	SA131	01111100XXX	32	3E0000h-3E7FFFh
	SA132	01111101XXX	32	3E8000h–3EFFFFh
	SA133	01111110XXX	32	3F0000h-3F7FFFh
	SA134	01111111XXX	32	3F8000h-3FFFFFh
	SA135	1000000XXX	32	400000h-407FFFh
	SA136	10000001XXX	32	408000h-40FFFFh
	SA137	10000010XXX	32	410000h-417FFFh
	SA138	10000011XXX	32	418000h-41FFFFh
	SA139	10000100XXX	32	420000h-427FFFh
	SA140	10000101XXX	32	428000h-42FFFFh
	SA141	10000110XXX	32	430000h-437FFFh
	SA142	10000111XXX	32	438000h-43FFFFh
	SA143	10001000XXX	32	440000h-447FFFh
	SA144	10001001XXX	32	448000h-44FFFFh
	SA145	10001010XXX	32	450000h-457FFFh
Bank C	SA146	10001011XXX	32	458000h-45FFFFh
Ban	SA147	10001100XXX	32	460000h-467FFFh
	SA148	10001101XXX	32	468000h-46FFFFh
	SA149	10001110XXX	32	470000h-477FFFh
	SA150	10001111XXX	32	478000h-47FFFFh
	SA151	10010000XXX	32	480000h-487FFFh
	SA152	10010001XXX	32	488000h-48FFFFh
	SA153	10010010XXX	32	490000h-497FFFh
	SA154	10010011XXX	32	498000h-49FFFFh
	SA155	10010100XXX	32	4A0000h-4A7FFFh
	SA156	10010101XXX	32	4A8000h-4AFFFFh
	SA157	10010110XXX	32	4B0000h-4B7FFFh
	SA158	10010111XXX	32	4B8000h–4BFFFFh



Table 4. PLI27J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA159	10011000XXX	32	4C0000h-4C7FFFh
	SA160	10011001XXX	32	4C8000h-4CFFFFh
	SA161	10011010XXX	32	4D0000h-4D7FFFh
	SA162	10011011XXX	32	4D8000h-4DFFFFh
	SA163	10011100XXX	32	4E0000h-4E7FFh
	SA164	10011101XXX	32	4E8000h-4EFFFFh
	SA165	10011110XXX	32	4F0000h-4F7FFFh
	SA166	10011111XXX	32	4F8000h-4FFFFFh
	SA167	10100000XXX	32	500000h-507FFFh
	SA168	10100001XXX	32	508000h-50FFFFh
	SA169	10100010XXX	32	510000h-517FFFh
	SA170	10100011XXX	32	518000h-51FFFFh
_	SA171	10100100XXX	32	520000h-527FFFh
_	SA172	10100101XXX	32	528000h-52FFFFh
_	SA173	10100110XXX	32	530000h-537FFFh
	SA174	10100111XXX	32	538000h-53FFFFh
	SA175	10101000XXX	32	540000h-547FFFh
	SA176	10101001XXX	32	548000h-54FFFFh
	SA177	10101010XXX	32	550000h-557FFFh
ο _ν	SA178	10101011XXX	32	558000h-15FFFFh
Bank C	SA179	10101100XXX	32	560000h-567FFFh
	SA180	10101101XXX	32	568000h-56FFFFh
	SA181	10101110XXX	32	570000h-577FFFh
	SA182	10101111XXX	32	578000h-57FFFFh
	SA183	10110000XXX	32	580000h-587FFFh
	SA184	10110001XXX	32	588000h–58FFFFh
-	SA185	10110010XXX	32	590000h-597FFFh
	SA186	10110011XXX	32	598000h-59FFFFh
-	SA187	10110100XXX	32	5A0000h-5A7FFFh
F	SA188	10110101XXX	32	5A8000h-5AFFFFh
F	SA189	10110110XXX	32	5B0000h-5B7FFFh
-	SA190	10110111XXX	32	5B8000h–5BFFFFh
-	SA191	10111000XXX	32	5C0000h-5C7FFFh
-	SA192	10111001XXX	32	5C8000h-5CFFFFh
-	SA193	10111010XXX	32	5D0000h-5D7FFFh
-	SA194	10111011XXX	32	5D8000h-5DFFFFh
	SA195	10111100XXX	32	5E0000h–5E7FFFh
_	SA196	10111101XXX	32	5E8000h–5EFFFFh
	SA197	10111110XXX	32	5F0000h-5F7FFFh
+	SA198	10111111XXX	32	5F8000h-5FFFFFh



Table 4. PLI27J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA199	11000000XXX	32	600000h-607FFFh
	SA200	11000001XXX	32	608000h-60FFFFh
	SA201	11000010XXX	32	610000h-617FFFh
	SA202	11000011XXX	32	618000h-61FFFFh
	SA203	11000100XXX	32	620000h-627FFFh
	SA204	11000101XXX	32	628000h-62FFFFh
	SA205	11000110XXX	32	630000h-637FFFh
	SA206	11000111XXX	32	638000h-63FFFFh
	SA207	11001000XXX	32	640000h-647FFFh
	SA208	11001001XXX	32	648000h-64FFFFh
	SA209	11001010XXX	32	650000h-657FFFh
	SA210	11001011XXX	32	658000h-65FFFFh
,	SA211	11001100XXX	32	660000h-667FFFh
	SA212	11001101XXX	32	668000h-66FFFFh
,	SA213	11001110XXX	32	670000h-677FFFh
C	SA214	11001111XXX	32	678000h-67FFFFh
Bank C	SA215	11010000XXX	32	680000h-687FFFh
,	SA216	11010001XXX	32	688000h-68FFFFh
	SA217	11010010XXX	32	690000h-697FFFh
	SA218	11010011XXX	32	698000h-69FFFFh
	SA219	11010100XXX	32	6A0000h-6A7FFFh
	SA220	11010101XXX	32	6A8000h-6AFFFFh
 	SA221	11010110XXX	32	6B0000h-6B7FFFh
	SA222	11010111XXX	32	6B8000h-6BFFFFh
	SA223	11011000XXX	32	6C0000h-6C7FFFh
	SA224	11011001XXX	32	6C8000h-6CFFFFh
	SA225	11011010XXX	32	6D0000h-6D7FFFh
	SA226	11011011XXX	32	6D8000h–6DFFFFh
	SA227	11011100XXX	32	6E0000h-6E7FFFh
	SA228	11011101XXX	32	6E8000h–6EFFFFh
 	SA229	11011110XXX	32	6F0000h-6F7FFFh
L			t	



Table 4. PLI27J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA231	11100000XXX	32	700000h-707FFFh
	SA232	11100001XXX	32	708000h-70FFFFh
	SA233	11100010XXX	32	710000h-717FFFh
	SA234	11100011XXX	32	718000h-71FFFFh
	SA235	11100100XXX	32	720000h-727FFFh
	SA236	11100101XXX	32	728000h-72FFFFh
	SA237	11100110XXX	32	730000h-737FFFh
	SA238	11100111XXX	32	738000h-73FFFFh
	SA239	11101000XXX	32	740000h-747FFFh
	SA240	11101001XXX	32	748000h-74FFFFh
	SA241	11101010XXX	32	750000h-757FFFh
	SA242	11101011XXX	32	758000h-75FFFFh
	SA243	11101100XXX	32	760000h-767FFFh
	SA244	11101101XXX	32	768000h-76FFFFh
	SA245	11101110XXX	32	770000h-777FFFh
	SA246	11101111XXX	32	778000h-77FFFFh
	SA247	11110000XXX	32	780000h-787FFh
	SA248	11110001XXX	32	788000h-78FFFFh
	SA249	11110010XXX	32	790000h-797FFh
Bank D	SA250	11110011XXX	32	798000h-79FFFFh
B	SA251	11110100XXX	32	7A0000h-7A7FFFh
	SA252	11110101XXX	32	7A8000h-7AFFFFh
	SA253	11110110XXX	32	7B0000h-7B7FFFh
	SA254	11110111XXX	32	7B8000h-7BFFFFh
	SA255	11111000XXX	32	7C0000h-7C7FFFh
	SA256	11111001XXX	32	7C8000h-7CFFFFh
	SA257	11111010XXX	32	7D0000h-7D7FFFh
	SA258	11111011XXX	32	7D8000h-7DFFFFh
	SA259	11111100XXX	32	7E0000h-7E7FFFh
	SA260	11111101XXX	32	7E8000h–7EFFFFh
	SA261	11111110XXX	32	7F0000h-7F7FFFh
	SA262	11111111000	4	7F8000h-7F8FFFh
	SA263	11111111001	4	7F9000h-7F9FFFh
	SA264	11111111010	4	7FA000h-7FAFFFh
	SA265	11111111011	4	7FB000h-7FBFFFh
	SA266	11111111100	4	7FC000h-7FCFFFh
	SA267	11111111101	4	7FD000h–7FDFFFh
	SA268	11111111110	4	7FE000h–7FEFFFh
	SA269	1111111111	4	7FF000h–7FFFFFh



Table 5. PL064J Sector Architecture

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA0	000000000	4	000000h-000FFFh
	SA1	000000001	4	001000h-001FFFh
	SA2	000000010	4	002000h-002FFFh
	SA3	000000011	4	003000h-003FFFh
	SA4	000000100	4	004000h-004FFFh
	SA5	000000101	4	005000h-005FFFh
	SA6	000000110	4	006000h-006FFFh
	SA7	000000111	4	007000h-007FFFh
	SA8	0000001XXX	32	008000h-00FFFFh
	SA9	0000010XXX	32	010000h-017FFFh
4	SA10	0000011XXX	32	018000h-01FFFFh
Bank A	SA11	0000100XXX	32	020000h-027FFFh
Ba	SA12	0000101XXX	32	028000h-02FFFFh
	SA13	0000110XXX	32	030000h-037FFFh
	SA14	0000111XXX	32	038000h-03FFFFh
	SA15	0001000XXX	32	040000h-047FFh
	SA16	0001001XXX	32	048000h-04FFFFh
	SA17	0001010XXX	32	050000h-057FFh
	SA18	0001011XXX	32	058000h-05FFFFh
	SA19	0001100XXX	32	060000h-067FFh
	SA20	0001101XXX	32	068000h-06FFFFh
	SA21	0001110XXX	32	070000h-077FFFh
	SA22	0001111XXX	32	078000h-07FFFh
	SA23	0010000XXX	32	080000h-087FFFh
	SA24	0010001XXX	32	088000h-08FFFFh
	SA25	0010010XXX	32	090000h-097FFFh
	SA26	0010011XXX	32	098000h-09FFFFh
	SA27	0010100XXX	32	0A0000h-0A7FFFh
	SA28	0010101XXX	32	0A8000h-0AFFFFh
	SA29	0010110XXX	32	0B0000h-0B7FFFh
	SA30	0010111XXX	32	0B8000h-0BFFFFh
	SA31	0011000XXX	32	0C0000h-0C7FFFh
	SA32	0011001XXX	32	0C8000h-0CFFFFh
	SA33	0011010XXX	32	0D0000h-0D7FFFh
_	SA34	0011011XXX	32	0D8000h-0DFFFFh
Bank B	SA35	0011100XXX	32	0E0000h-0E7FFh
Bar	SA36	0011101XXX	32	0E8000h-0EFFFFh
	SA37	0011110XXX	32	0F0000h-0F7FFh
	SA38	0011111XXX	32	0F8000h-0FFFFFh
-	SA39	0100000XXX	32	100000h-107FFFh
-	SA40	0100001XXX	32	108000h-10FFFFh
-	SA41	0100010XXX	32	110000h–117FFFh
-	SA42	0100011XXX	32	118000h–11FFFFh
	SA43	0100100XXX	32	120000h-127FFh
-	SA44	0100101XXX	32	128000h-12FFFFh
-	SA45	0100110XXX	32	130000h-137FFh
-	SA46	0100110XXX	32	138000h=13FFFFh
	SA47	0101011XXX	32	140000h=147FFFh



Table 5. PL064J Sector Architecture (Continued)

Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
SA48	0101001XXX	32	148000h-14FFFFh
SA49	0101010XXX	32	150000h-157FFh
SA50	0101011XXX	32	158000h-15FFFFh
SA51	0101100XXX	32	160000h-167FFh
SA52	0101101XXX	32	168000h-16FFFFh
SA53	0101110XXX	32	170000h-177FFFh
SA54	0101111XXX	32	178000h-17FFFFh
SA55	0110000XXX	32	180000h-187FFFh
SA56	0110001XXX	32	188000h-18FFFFh
SA57	0110010XXX	32	190000h-197FFFh
SA58	0110011XXX	32	198000h-19FFFFh
SA59	0110100XXX	32	1A0000h-1A7FFFh
SA60	0110101XXX	32	1A8000h–1AFFFFh
SA61	0110110XXX	32	1B0000h-1B7FFFh
SA62	0110111XXX	32	1B8000h–1BFFFFh
SA63	0111000XXX	32	1C0000h-1C7FFFh
SA64	0111001XXX	32	1C8000h-1CFFFFh
SA65	0111010XXX	32	1D0000h-1D7FFFh
SA66	0111011XXX	32	1D8000h–1DFFFFh
SA67	0111100XXX	32	1E0000h–1E7FFFh
SA68	0111101XXX	32	1E8000h–1EFFFFh
SA69	0111110XXX	32	1F0000h–1F7FFFh
SA70		32	1F8000h–1FFFFFh
SA71		32	200000h-207FFh
			208000h-20FFFFh
			210000h-217FFFh
		32	218000h–21FFFFh
SA75	1000100XXX	32	220000h-227FFFh
			228000h-22FFFFh
			230000h-237FFFh
			238000h-23FFFFh
			240000h-247FFFh
			248000h–24FFFFh
			250000h–257FFh
			258000h-25FFFh
			260000h-267FFh
			268000h-26FFFFh
			270000h-277FFFh
		ļ	278000h-27FFFh
		ļ	280000h-287FFFh
		ļ	288000h-28FFFh
			290000h-297FFFh
		ļ	298000h-29FFFh
			2A0000h-2A7FFFh
			2A8000h-2AFFFFh
		ļ	2B0000h-2B7FFFh
SA94	1010111XXX	32	2B8000h–2BFFFFh
	SA49 SA50 SA51 SA52 SA53 SA54 SA55 SA56 SA57 SA58 SA59 SA60 SA61 SA62 SA63 SA64 SA65 SA66 SA67 SA68 SA69 SA70 SA71 SA72 SA73 SA74	SA49 0101010XXX SA50 0101011XXX SA51 0101100XXX SA52 0101101XXX SA53 0101110XXX SA54 0101111XXX SA55 0110000XXX SA56 011001XXX SA57 0110010XXX SA58 0110011XXX SA60 011010XX SA61 011010XX SA62 0110111XX SA63 011100XX SA64 011101XX SA65 0111010XX SA66 011101XX SA67 011110XX SA68 011110XX SA69 0111110XX SA69 0111110XX SA70 0111111XX SA71 100000XXX SA72 100001XX SA73 100001XX SA74 100010XX SA75 100110XX SA76 10011XX SA79 100100XX SA80 100101XX	SA49 0101010XXX 32 SA50 0101011XXX 32 SA51 0101100XXX 32 SA52 0101101XXX 32 SA53 0101111XXX 32 SA54 0101111XXX 32 SA55 0110000XXX 32 SA56 011001XXX 32 SA57 0110100XXX 32 SA58 011001XXX 32 SA59 0110100XXX 32 SA60 011011XX 32 SA61 011011XXX 32 SA62 010111XXX 32 SA63 011100XXX 32 SA64 011101XXX 32 SA65 011101XXX 32 SA66 011101XXX 32 SA66 011101XXX 32 SA66 011101XXX 32 SA66 011110XXX 32 SA67 011111XXX 32 SA68 011111XXX 32



Table 5. PL064J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA96	1011001XXX	32	2C8000h-2CFFFFh
	SA97	1011010XXX	32	2D0000h-2D7FFFh
	SA98	1011011XXX	32	2D8000h-2DFFFFh
	SA99	1011100XXX	32	2E0000h-2E7FFFh
	SA100	1011101XXX	32	2E8000h-2EFFFFh
	SA101	1011110XXX	32	2F0000h-2F7FFFh
	SA102	1011111XXX	32	2F8000h-2FFFFFh
	SA103	1100000XXX	32	300000h-307FFFh
	SA104	1100001XXX	32	308000h-30FFFFh
	SA105	1100010XXX	32	310000h-317FFFh
U	SA106	1100011XXX	32	318000h-31FFFFh
Bank C	SA107	1100100XXX	32	320000h-327FFFh
l ä	SA108	1100101XXX	32	328000h-32FFFFh
	SA109	1100110XXX	32	330000h-337FFFh
	SA110	1100111XXX	32	338000h-33FFFFh
	SA111	1101000XXX	32	340000h-347FFFh
	SA112	1101001XXX	32	348000h-34FFFFh
	SA113	1101010XXX	32	350000h-357FFFh
	SA114	1101011XXX	32	358000h-35FFFFh
	SA115	1101100XXX	32	360000h-367FFFh
	SA116	1101101XXX	32	368000h-36FFFFh
	SA117	1101110XXX	32	370000h-377FFFh
	SA118	1101111XXX	32	378000h-37FFFFh
	SA119	1110000XXX	32	380000h-387FFFh
	SA120	1110001XXX	32	388000h-38FFFFh
	SA121	1110010XXX	32	390000h-397FFFh
	SA122	1110011XXX	32	398000h-39FFFFh
	SA123	1110100XXX	32	3A0000h-3A7FFFh
	SA124	1110101XXX	32	3A8000h-3AFFFFh
	SA125	1110110XXX	32	3B0000h-3B7FFFh
	SA126	1110111XXX	32	3B8000h–3BFFFFh
	SA127	1111000XXX	32	3C0000h-3C7FFFh
	SA128	1111001XXX	32	3C8000h-3CFFFFh
۵	SA129	1111010XXX	32	3D0000h-3D7FFFh
Bank	SA130	1111011XXX	32	3D8000h-3DFFFFh
m m	SA131	1111100XXX	32	3E0000h-3E7FFFh
	SA132	1111101XXX	32	3E8000h–3EFFFFh
	SA133	1111110XXX	32	3F0000h-3F7FFFh
	SA134	1111111000	4	3F8000h-3F8FFFh
	SA135	1111111001	4	3F9000h-3F9FFFh
	SA136	1111111010	4	3FA000h-3FAFFFh
	SA137	1111111011	4	3FB000h-3FBFFFh
	SA138	1111111100	4	3FC000h-3FCFFFh
	SA139	1111111101	4	3FD000h-3FDFFFh
	SA140	1111111110	4	3FE000h–3FEFFFh
	SA141	1111111111	4	3FF000h-3FFFFFh



Table 6. PL032J Sector Architecture

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA0	00000000	4	000000h-000FFFh
	SA1	00000001	4	001000h-001FFFh
	SA2	00000010	4	002000h-002FFFh
	SA3	00000011	4	003000h-003FFFh
	SA4	00000100	4	004000h-004FFFh
	SA5	00000101	4	005000h-005FFFh
∢	SA6	00000110	4	006000h-006FFFh
Bank A	SA7	000000111	4	007000h-007FFFh
B	SA8	000001XXX	32	008000h-00FFFFh
	SA9	000010XXX	32	010000h-017FFFh
	SA10	000011XXX	32	018000h-01FFFFh
	SA11	000100XXX	32	020000h-027FFFh
	SA12	000101XXX	32	028000h-02FFFFh
	SA13	000110XXX	32	030000h-037FFFh
	SA14	000111XXX	32	038000h-03FFFFh
	SA15	001000XXX	32	040000h-047FFFh
	SA16	001001XXX	32	048000h-04FFFFh
	SA17	001010XXX	32	050000h-057FFFh
	SA18	001011XXX	32	058000h-05FFFFh
	SA19	001100XXX	32	060000h-067FFFh
	SA20	001101XXX	32	068000h-06FFFFh
	SA21	001110XXX	32	070000h-077FFFh
	SA22	001111XXX	32	078000h-07FFFFh
	SA23	010000XXX	32	080000h-087FFFh
	SA24	010001XXX	32	088000h-08FFFFh
	SA25	010010XXX	32	090000h-097FFFh
B × B	SA26	010011XXX	32	098000h-09FFFFh
Bank B	SA27	010100XXX	32	0A0000h-0A7FFFh
	SA28	010101XXX	32	0A8000h-0AFFFFh
	SA29	010110XXX	32	0B0000h-0B7FFFh
	SA30	010111XXX	32	0B8000h-0BFFFFh
	SA31	011000XXX	32	0C0000h-0C7FFFh
	SA32	011001XXX	32	0C8000h-0CFFFFh
	SA33	011010XXX	32	0D0000h-0D7FFFh
	SA34	011011XXX	32	0D8000h-0DFFFFh
	SA35	011100XXX	32	0E0000h-0E7FFh
	SA36	011101XXX	32	0E8000h-0EFFFFh
	SA37	011110XXX	32	0F0000h-0F7FFFh
	SA38	011111XXX	32	0F8000h-0FFFFFh



Table 6. PL032J Sector Architecture (Continued)

Bank	Sector	Sector Address (A22-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA39	100000XXX	32	100000h-107FFFh
	SA40	100001XXX	32	108000h-10FFFFh
	SA41	100010XXX	32	110000h-117FFFh
	SA42	100011XXX	32	118000h-11FFFFh
	SA43	100100XXX	32	120000h-127FFFh
	SA44	100101XXX	32	128000h-12FFFFh
	SA45	100110XXX	32	130000h-137FFFh
	SA46	100111XXX	32	138000h-13FFFFh
	SA47	101000XXX	32	140000h-147FFFh
	SA48	101001XXX	32	148000h-14FFFFh
	SA49	101010XXX	32	150000h-157FFFh
O ×	SA50	101011XXX	32	158000h-15FFFFh
Bank C	SA51	101100XXX	32	160000h-167FFFh
I - F	SA52	101101XXX	32	168000h-16FFFFh
	SA53	101110XXX	32	170000h-177FFFh
	SA54	101111XXX	32	178000h-17FFFFh
	SA55	110000XXX	32	180000h-187FFFh
	SA56	110001XXX	32	188000h-18FFFFh
	SA57	110010XXX	32	190000h-197FFFh
	SA58	110011XXX	32	198000h-19FFFFh
	SA59	110100XXX	32	1A0000h-1A7FFFh
	SA60	110101XXX	32	1A8000h-1AFFFFh
	SA61	110110XXX	32	1B0000h-1B7FFFh
	SA62	110111XXX	32	1B8000h-1BFFFFh
	SA63	111000XXX	32	1C0000h-1C7FFFh
	SA64	111001XXX	32	1C8000h-1CFFFFh
	SA65	111010XXX	32	1D0000h-1D7FFFh
	SA66	111011XXX	32	1D8000h-1DFFFFh
	SA67	111100XXX	32	1E0000h-1E7FFh
	SA68	111101XXX	32	1E8000h-1EFFFFh
	SA69	111110XXX	32	1F0000h-1F7FFFh
Bank D	SA70	111111000	4	1F8000h-1F8FFFh
Bs	SA71	111111001	4	1F9000h-1F9FFFh
	SA72	111111010	4	1FA000h–1FAFFFh
	SA73	111111011	4	1FB000h-1FBFFFh
	SA74	111111100	4	1FC000h-1FCFFFh
	SA75	111111101	4	1FD000h-1FDFFFh
	SA76	111111110	4	1FE000h-1FEFFFh
	SA77	111111111	4	1FF000h-1FFFFFh



Table 7. S29PLI29J Sector Architecture

Bank	Sector	CEI#	CE2#	Sector Address (A2I-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA1-0	0	1	000000000	4	000000h-000FFFh
	SA1-1	0	1	000000001	4	001000h-001FFFh
	SA1-2	0	1	000000010	4	002000h-002FFFh
	SA1-3	0	1	000000011	4	003000h-003FFFh
	SA1-4	0	1	000000100	4	004000h-004FFFh
	SA1-5	0	1	000000101	4	005000h-005FFFh
	SA1-6	0	1	000000110	4	006000h-006FFFh
	SA1-7	0	1	000000111	4	007000h-007FFFh
	SA1-8	0	1	0000001XXX	32	008000h-00FFFFh
	SA1-9	0	1	0000010XXX	32	010000h-017FFFh
	SA1-10	0	1	0000011XXX	32	018000h-01FFFFh
	SA1-11	0	1	0000100XXX	32	020000h-027FFFh
	SA1-12	0	1	0000101XXX	32	028000h-02FFFFh
	SA1-13	0	1	0000110XXX	32	030000h-037FFFh
	SA1-14	0	1	0000111XXX	32	038000h-03FFFFh
	SA1-15	0	1	0001000XXX	32	040000h-047FFFh
	SA1-16	0	1	0001001XXX	32	048000h-04FFFFh
	SA1-17	0	1	0001010XXX	32	050000h-057FFh
⊴	SA1-18	0	1	0001011XXX	32	058000h-05FFFFh
Bank 1A	SA1-19	0	1	0001100XXX	32	060000h-067FFh
Ва	SA1-20	0	1	0001101XXX	32	068000h-06FFFFh
	SA1-21	0	1	0001110XXX	32	070000h-077FFh
	SA1-22	0	1	0001111XXX	32	078000h-07FFFFh
	SA1-23	0	1	0010000XXX	32	080000h-087FFFh
	SA1-24	0	1	0010001XXX	32	088000h-08FFFFh
	SA1-25	0	1	0010010XXX	32	090000h-097FFh
	SA1-26	0	1	0010011XXX	32	098000h-09FFFFh
	SA1-27	0	1	0010100XXX	32	0A0000h-0A7FFFh
	SA1-28	0	1	0010101XXX	32	0A8000h-0AFFFFh
	SA1-29	0	1	0010110XXX	32	0B0000h-0B7FFh
	SA1-30	0	1	0010111XXX	32	0B8000h-0BFFFFh
	SA1-31	0	1	0011000XXX	32	0C0000h-0C7FFFh
ļ ļ	SA1-32	0	1	0011001XXX	32	0C8000h-0CFFFFh
	SA1-33	0	1	0011010XXX	32	0D0000h-0D7FFh
	SA1-34	0	1	0011011XXX	32	0D8000h-0DFFFFh
	SA1-35	0	1	0011100XXX	32	0E0000h-0E7FFh
	SA1-36	0	1	0011101XXX	32	0E8000h-0EFFFFh
	SA1-37	0	1	0011110XXX	32	0F0000h-0F7FFh
	SA1-38	0	1	0011111XXX	32	0F8000h-0FFFFFh



Table 7. S29PLI29J Sector Architecture (Continued)

Bank	Sector	CEI#	CE2#	Sector Address (A2I-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA1-39	0	1	0100000XXX	32	100000h-107FFFh
Ī	SA1-40	0	1	0100001XXX	32	108000h-10FFFFh
Ī	SA1-41	0	1	0100010XXX	32	110000h-117FFFh
Ī	SA1-42	0	1	0100011XXX	32	118000h-11FFFFh
Ī	SA1-43	0	1	0100100XXX	32	120000h-127FFFh
Ī	SA1-44	0	1	0100101XXX	32	128000h-12FFFFh
Ī	SA1-45	0	1	0100110XXX	32	130000h-137FFFh
Ī	SA1-46	0	1	0100111XXX	32	138000h-13FFFFh
Ī	SA1-47	0	1	0101000XXX	32	140000h-147FFFh
Ī	SA1-48	0	1	0101001XXX	32	148000h-14FFFFh
Ī	SA1-49	0	1	0101010XXX	32	150000h-157FFFh
Ī	SA1-50	0	1	0101011XXX	32	158000h-15FFFFh
Ī	SA1-51	0	1	0101100XXX	32	160000h-167FFFh
Ī	SA1-52	0	1	0101101XXX	32	168000h-16FFFFh
Ī	SA1-53	0	1	0101110XXX	32	170000h-177FFFh
Ī	SA1-54	0	1	0101111XXX	32	178000h-17FFFFh
Ī	SA1-55	0	1	0110000XXX	32	180000h-187FFFh
Ī	SA1-56	0	1	0110001XXX	32	188000h-18FFFFh
Ī	SA1-57	0	1	0110010XXX	32	190000h-197FFFh
Ī	SA1-58	0	1	0110011XXX	32	198000h-19FFFFh
	SA1-59	0	1	0110100XXX	32	1A0000h-1A7FFFh
18	SA1-60	0	1	0110101XXX	32	1A8000h-1AFFFFh
Bank 1B	SA1-61	0	1	0110110XXX	32	1B0000h-1B7FFFh
Θ -	SA1-62	0	1	0110111XXX	32	1B8000h-1BFFFFh
	SA1-63	0	1	0111000XXX	32	1C0000h-1C7FFFh
	SA1-64	0	1	0111001XXX	32	1C8000h-1CFFFFh
Ī	SA1-65	0	1	0111010XXX	32	1D0000h-1D7FFFh
	SA1-66	0	1	0111011XXX	32	1D8000h-1DFFFFh
Ī	SA1-67	0	1	0111100XXX	32	1E0000h-1E7FFFh
Ī	SA1-68	0	1	0111101XXX	32	1E8000h-1EFFFFh
Ī	SA1-69	0	1	0111110XXX	32	1F0000h-1F7FFFh
Ī	SA1-70	0	1	0111111XXX	32	1F8000h-1FFFFFh
	SA1-71	0	1	1000000XXX	32	200000h-207FFFh
	SA1-72	0	1	1000001XXX	32	208000h-20FFFFh
	SA1-73	0	1	1000010XXX	32	210000h-217FFFh
	SA1-74	0	1	1000011XXX	32	218000h-21FFFFh
	SA1-75	0	1	1000100XXX	32	220000h-227FFFh
ļ	SA1-76	0	1	1000101XXX	32	228000h-22FFFFh
ļ	SA1-77	0	1	1000110XXX	32	230000h-237FFFh
ļ	SA1-78	0	1	1000111XXX	32	238000h-23FFFFh
ŀ	SA1-79	0	1	1001000XXX	32	240000h-247FFFh
ŀ	SA1-80	0	1	1001001XXX	32	248000h-24FFFFh
	SA1-81	0	1	1001010XXX	32	250000h-257FFFh
}	SA1-82	0	1	1001011XXX	32	258000h-25FFFFh



Table 7. S29PLI29J Sector Architecture (Continued)

Bank	Sector	CEI#	CE2#	Sector Address (A2I-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA1-83	0	1	1001100XXX	32	260000h-267FFFh
•	SA1-84	0	1	1001101XXX	32	268000h-26FFFFh
•	SA1-85	0	1	1001110XXX	32	270000h-277FFFh
•	SA1-86	0	1	1001111XXX	32	278000h-27FFFFh
•	SA1-87	0	1	1010000XXX	32	280000h-287FFFh
•	SA1-88	0	1	1010001XXX	32	288000h-28FFFFh
•	SA1-89	0	1	1010010XXX	32	290000h-297FFh
•	SA1-90	0	1	1010011XXX	32	298000h-29FFFFh
	SA1-91	0	1	1010100XXX	32	2A0000h-2A7FFFh
•	SA1-92	0	1	1010101XXX	32	2A8000h-2AFFFFh
•	SA1-93	0	1	1010110XXX	32	2B0000h-2B7FFFh
•	SA1-94	0	1	1010111XXX	32	2B8000h-2BFFFFh
	SA1-95	0	1	1011000XXX	32	2C0000h-2C7FFFh
•	SA1-96	0	1	1011001XXX	32	2C8000h-2CFFFFh
•	SA1-97	0	1	1011010XXX	32	2D0000h-2D7FFFh
•	SA1-98	0	1	1011011XXX	32	2D8000h-2DFFFFh
•	SA1-99	0	1	1011100XXX	32	2E0000h-2E7FFh
•	SA1-100	0	1	1011101XXX	32	2E8000h-2EFFFFh
	SA1-101	0	1	1011110XXX	32	2F0000h-2F7FFFh
	SA1-102	0	1	1011111XXX	32	2F8000h-2FFFFFh
	SA1-103	0	1	1100000XXX	32	300000h-307FFFh
Bank 1B	SA1-104	0	1	1100001XXX	32	308000h-30FFFFh
3ank	SA1-105	0	1	1100010XXX	32	310000h-317FFFh
	SA1-106	0	1	1100011XXX	32	318000h-31FFFFh
	SA1-107	0	1	1100100XXX	32	320000h-327FFFh
	SA1-108	0	1	1100101XXX	32	328000h-32FFFFh
	SA1-109	0	1	1100110XXX	32	330000h-337FFFh
•	SA1-110	0	1	1100111XXX	32	338000h-33FFFFh
	SA1-111	0	1	1101000XXX	32	340000h-347FFFh
	SA1-112	0	1	1101001XXX	32	348000h-34FFFFh
	SA1-113	0	1	1101010XXX	32	350000h-357FFFh
	SA1-114	0	1	1101011XXX	32	358000h-35FFFFh
	SA1-115	0	1	1101100XXX	32	360000h-367FFFh
	SA1-116	0	1	1101101XXX	32	368000h-36FFFFh
	SA1-117	0	1	1101110XXX	32	370000h-377FFFh
•	SA1-118	0	1	1101111XXX	32	378000h-37FFFFh
	SA1-119	0	1	1110000XXX	32	380000h-387FFFh
	SA1-120	0	1	1110001XXX	32	388000h-38FFFFh
	SA1-121	0	1	1110010XXX	32	390000h-397FFFh
	SA1-122	0	1	1110011XXX	32	398000h-39FFFFh
•	SA1-123	0	1	1110100XXX	32	3A0000h-3A7FFFh
•	SA1-124	0	1	1110101XXX	32	3A8000h-3AFFFFh
•	SA1-125	0	1	1110110XXX	32	3B0000h-3B7FFFh
•	SA1-126	0	1	1110111XXX	32	3B8000h-3BFFFFh



Table 7. S29PLI29J Sector Architecture (Continued)

Bank	Sector	CEI#	CE2#	Sector Address (A2I-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA1-127	0	1	1111000XXX	32	3C0000h-3C7FFFh
•	SA1-128	0	1	1111001XXX	32	3C8000h-3CFFFFh
•	SA1-129	0	1	1111010XXX	32	3D0000h-3D7FFFh
Bank 1B	SA1-130	0	1	1111011XXX	32	3D8000h-3DFFFFh
sank	SA1-131	0	1	1111100XXX	32	3E0000h-3E7FFFh
	SA1-132	0	1	1111101XXX	32	3E8000h-3EFFFFh
•	SA1-133	0	1	1111110XXX	32	3F0000h-3F7FFFh
•	SA1-134	0	1	1111111XXX	32	3F8000h-3FFFFFh
	SA2-0	1	0	0000000XXX	32	000000h-007FFFh
•	SA2-1	1	0	0000001XXX	32	008000h-00FFFFh
•	SA2-2	1	0	0000010XXX	32	010000h-017FFFh
•	SA2-3	1	0	0000011XXX	32	018000h-01FFFFh
	SA2-4	1	0	0000100XXX	32	020000h-027FFFh
	SA2-5	1	0	0000101XXX	32	028000h-02FFFFh
	SA2-6	1	0	0000110XXX	32	030000h-037FFFh
•	SA2-7	1	0	0000111XXX	32	038000h-03FFFFh
•	SA2-8	1	0	0001000XXX	32	040000h-047FFFh
•	SA2-9	1	0	0001001XXX	32	048000h-04FFFFh
•	SA2-10	1	0	0001010XXX	32	050000h-057FFFh
•	SA2-11	1	0	0001011XXX	32	058000h-05FFFFh
•	SA2-12	1	0	0001100XXX	32	060000h-067FFFh
•	SA2-13	1	0	0001101XXX	32	068000h-06FFFFh
	SA2-14	1	0	0001110XXX	32	070000h-077FFFh
	SA2-15	1	0	0001111XXX	32	078000h-07FFFFh
•	SA2-16	1	0	0010000XXX	32	080000h-087FFFh
Bank 2A	SA2-17	1	0	0010001XXX	32	088000h-08FFFFh
sank	SA2-18	1	0	0010010XXX	32	090000h-097FFFh
ш	SA2-19	1	0	0010011XXX	32	098000h-09FFFFh
	SA2-20	1	0	0010100XXX	32	0A0000h-0A7FFFh
	SA2-21	1	0	0010101XXX	32	0A8000h-0AFFFFh
•	SA2-22	1	0	0010110XXX	32	0B0000h-0B7FFFh
	SA2-23	1	0	0010111XXX	32	0B8000h-0BFFFFh
	SA2-24	1	0	0011000XXX	32	0C0000h-0C7FFFh
	SA2-25	1	0	0011001XXX	32	0C8000h-0CFFFFh
•	SA2-26	1	0	0011010XXX	32	0D0000h-0D7FFFh
	SA2-27	1	0	0011011XXX	32	0D8000h-0DFFFFh
•	SA2-28	1	0	0011100XXX	32	0E0000h-0E7FFh
	SA2-29	1	0	0011101XXX	32	0E8000h-0EFFFFh
	SA2-30	1	0	0011110XXX	32	0F0000h-0F7FFFh
	SA2-31	1	0	0011111XXX	32	0F8000h-0FFFFFh
	SA2-32	1	0	0100000XXX	32	100000h-107FFFh
	SA2-33	1	0	0100001XXX	32	108000h-10FFFFh
	SA2-34	1	0	0100010XXX	32	110000h-117FFFh
	SA2-35	1	0	0100011XXX	32	118000h–11FFFFh



Table 7. S29PLI29J Sector Architecture (Continued)

Bank	Sector	CEI#	CE2#	Sector Address (A2I-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA2-36	1	0	0100100XXX	32	120000h-127FFFh
	SA2-37	1	0	0100101XXX	32	128000h-12FFFFh
	SA2-38	1	0	0100110XXX	32	130000h-137FFFh
Bank 2A	SA2-39	1	0	0100111XXX	32	138000h-13FFFFh
sank	SA2-40	1	0	0101000XXX	32	140000h-147FFFh
	SA2-41	1	0	0101001XXX	32	148000h-14FFFFh
	SA2-42	1	0	0101010XXX	32	150000h-157FFFh
	SA2-43	1	0	0101011XXX	32	158000h-15FFFFh
	SA2-44	1	0	0101100XXX	32	160000h-167FFFh
	SA2-45	1	0	0101101XXX	32	168000h-16FFFFh
	SA2-46	1	0	0101110XXX	32	170000h-177FFFh
	SA2-47	1	0	0101111XXX	32	178000h-17FFFFh
	SA2-48	1	0	0110000XXX	32	180000h-187FFFh
	SA2-49	1	0	0110001XXX	32	188000h-18FFFFh
	SA2-50	1	0	0110010XXX	32	190000h-197FFFh
	SA2-51	1	0	0110011XXX	32	198000h-19FFFFh
	SA2-52	1	0	0110100XXX	32	1A0000h-1A7FFFh
	SA2-53	1	0	0110101XXX	32	1A8000h-1AFFFFh
	SA2-54	1	0	0110110XXX	32	1B0000h-1B7FFFh
	SA2-55	1	0	0110111XXX	32	1B8000h-1BFFFFh
	SA2-56	1	0	0111000XXX	32	1C0000h-1C7FFFh
	SA2-57	1	0	0111001XXX	32	1C8000h-1CFFFFh
	SA2-58	1	0	0111010XXX	32	1D0000h-1D7FFFh
	SA2-59	1	0	0111011XXX	32	1D8000h-1DFFFFh
	SA2-60	1	0	0111100XXX	32	1E0000h-1E7FFFh
. 2A	SA2-61	1	0	0111101XXX	32	1E8000h-1EFFFFh
Bank 2A	SA2-62	1	0	0111110XXX	32	1F0000h-1F7FFFh
<u> </u>	SA2-63	1	0	0111111XXX	32	1F8000h–1FFFFFh
	SA2-64	1	0	1000000XXX	32	200000h-207FFFh
	SA2-65	1	0	1000001XXX	32	208000h-20FFFFh
	SA2-66	1	0	1000010XXX	32	210000h-217FFFh
	SA2-67	1	0	1000011XXX	32	218000h-21FFFFh
	SA2-68	1	0	1000100XXX	32	220000h-227FFFh
	SA2-69	1	0	1000101XXX	32	228000h-22FFFFh
	SA2-70	1	0	1000110XXX	32	230000h-237FFFh
	SA2-71	1	0	1000111XXX	32	238000h-23FFFFh
	SA2-72	1	0	1001000XXX	32	240000h-247FFFh
	SA2-73	1	0	1001001XXX	32	248000h-24FFFFh
	SA2-74	1	0	1001010XXX	32	250000h-257FFFh
	SA2-75	1	0	1001011XXX	32	258000h-25FFFFh
	SA2-76	1	0	1001100XXX	32	260000h-267FFFh
	SA2-77	1	0	1001101XXX	32	268000h-26FFFFh
	SA2-78	1	0	1001110XXX	32	270000h-277FFFh
	SA2-79	1	0	1001111XXX	32	278000h-27FFFh



Table 7. S29PLI29J Sector Architecture (Continued)

SA2-80	
\$\frac{8}{88}\$ \$\frac{1}{88}\$ \$\frac{1}{18}\$ \$\frac	280000h-287FFh
SA2-83 1 0 1010011XXX 32 SA2-84 1 0 1010101XXX 32 SA2-85 1 0 1010110XXX 32 SA2-86 1 0 1010110XXX 32 SA2-86 1 0 1010111XXX 32 SA2-87 1 0 1010111XXX 32 SA2-88 1 0 101100XXX 32 SA2-89 1 0 101100XXX 32 SA2-90 1 0 101100XXX 32 SA2-91 1 0 101101XXX 32 SA2-92 1 0 101101XXX 32 SA2-93 1 0 101110XXX 32 SA2-94 1 0 101110XXX 32 SA2-95 1 0 101111XXX 32 SA2-96 1 0 101111XXX 32 SA2-96 1 0 101111XXX 32 SA2-97 1 0 110000XXX 32 SA2-98 1 0 110000XXX 32 SA2-99 1 0 110001XXX 32 SA2-99 1 0 110001XXX 32 SA2-99 1 0 110001XXX 32 SA2-100 1 0 110010XXX 32 SA2-100 1 0	288000h-28FFFFh
SA2-84 1 0 1010100XXX 32 SA2-85 1 0 10101010XXX 32 SA2-86 1 0 1010110XXX 32 SA2-86 1 0 1010111XXX 32 SA2-87 1 0 1010101XXX 32 SA2-88 1 0 1011000XXX 32 SA2-89 1 0 1011001XXX 32 SA2-90 1 0 1011001XXX 32 SA2-91 1 0 101101XXX 32 SA2-91 1 0 101101XXX 32 SA2-91 1 0 1011101XXX 32 SA2-92 1 0 101110XXX 32 SA2-93 1 0 101110XXX 32 SA2-94 1 0 101110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1010000XXX 32 SA2-97 1 0 110000XXX 32 SA2-97 1 0 110000XXX 32 SA2-98 1 0 110001XXX 32 SA2-99 1 0 110001XXX 32 SA2-99 1 0 110001XXX 32 SA2-100 1 0 110001XXX 32 SA2-100 1 0 110001XXX 32 SA2-100 1 0 110011XXX 32 SA2-100 1 0 110011XXX 32 SA2-100 1 0 110010XXX 32 SA2-100 1 0 110011XXX 32 SA2-100 1 1 0 110010XXX 32 SA2-100 1 1 0 110010XXX 32 SA2-100 1 1 0 110011XXX 32 SA2-100 1 0 110011XXX 32 SA2-100 1 1 0 110011X	290000h-297FFh
SA2-85 1 0 1010101XXX 32 SA2-86 1 0 1010101XXX 32 SA2-87 1 0 1010101XXX 32 SA2-88 1 0 1010101XXX 32 SA2-89 1 0 1011001XXX 32 SA2-90 1 0 101101XXX 32 SA2-91 1 0 101101XXX 32 SA2-92 1 0 101101XXX 32 SA2-93 1 0 101110XXX 32 SA2-93 1 0 101110XXX 32 SA2-94 1 0 101110XXX 32 SA2-95 1 0 101111XXX 32 SA2-96 1 0 101111XXX 32 SA2-97 1 0 110000XXX 32 SA2-98 1 0 110001XXX 32 SA2-99 1 0 110001XXX 32 SA2-99 1 0 110001XXX 32 SA2-100 1 0 110010XXX 32	298000h-29FFFFh
SA2-86	2A0000h-2A7FFFh
SA2-87	2A8000h-2AFFFFh
SA2-89 1 0 1011001XXX 32 SA2-90 1 0 1011010XXX 32 SA2-91 1 0 1011011XXX 32 SA2-92 1 0 1011100XXX 32 SA2-93 1 0 1011110XXX 32 SA2-94 1 0 1011110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100010XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2B0000h-2B7FFFh
SA2-89 1 0 1011001XXX 32 SA2-90 1 0 1011010XXX 32 SA2-91 1 0 1011011XXX 32 SA2-92 1 0 1011100XXX 32 SA2-93 1 0 1011110XXX 32 SA2-94 1 0 1011110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100010XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2B8000h-2BFFFFh
SA2-89 1 0 1011001XXX 32 SA2-90 1 0 1011010XXX 32 SA2-91 1 0 1011011XXX 32 SA2-92 1 0 1011100XXX 32 SA2-93 1 0 1011110XXX 32 SA2-94 1 0 1011110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100010XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2C0000h-2C7FFFh
SA2-91 1 0 1011011XXX 32 SA2-92 1 0 1011100XXX 32 SA2-93 1 0 10111101XXX 32 SA2-94 1 0 1011110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100010XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2C8000h-2CFFFFh
SA2-92 1 0 1011100XXX 32 SA2-93 1 0 10111101XXX 32 SA2-94 1 0 10111110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100101XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2D0000h-2D7FFFh
SA2-93 1 0 1011101XXX 32 SA2-94 1 0 1011110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2D8000h-2DFFFFh
SA2-94 1 0 1011110XXX 32 SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2E0000h-2E7FFh
SA2-95 1 0 1011111XXX 32 SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2E8000h-2EFFFFh
SA2-96 1 0 1100000XXX 32 SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2F0000h-2F7FFFh
SA2-97 1 0 1100001XXX 32 SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	2F8000h–2FFFFFh
SA2-98 1 0 1100010XXX 32 SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	300000h-307FFFh
SA2-99 1 0 1100011XXX 32 SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	308000h-30FFFFh
SA2-100 1 0 1100100XXX 32 SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	310000h-317FFFh
SA2-101 1 0 1100101XXX 32 SA2-102 1 0 1100110XXX 32	318000h-31FFFFh
SA2-102 1 0 1100110XXX 32	320000h-327FFFh
	328000h-32FFFFh
SA2.103 1 0 1100111YYY 32	330000h-337FFFh
3A2-103 1 0 1100111AAA 32	338000h-33FFFFh
SA2-104 1 0 1101000XXX 32	340000h-347FFFh
SA2-105 1 0 1101001XXX 32	348000h-34FFFFh
SA2-106 1 0 1101010XXX 32	350000h-357FFFh
SA2-107 1 0 1101011XXX 32	358000h-35FFFFh
SA2-108 1 0 1101100XXX 32	360000h-367FFFh
© SA2-109 1 0 1101101XXX 32	368000h-36FFFFh
SA2-109 1 0 1101101XXX 32 SA2-110 1 0 1101110XXX 32	370000h-377FFFh
SA2-111 1 0 11011111XXX 32	378000h-37FFFFh
SA2-112 1 0 1110000XXX 32	380000h-387FFFh
SA2-113 1 0 1110001XXX 32	388000h-38FFFFh
SA2-114 1 0 1110010XXX 32	390000h-397FFFh
SA2-115 1 0 1110011XXX 32	398000h-39FFFFh
SA2-116 1 0 1110100XXX 32	3A0000h-3A7FFFh
SA2-117 1 0 1110101XXX 32	3A8000h–3AFFFFh
SA2-118 1 0 1110110XXX 32	3B0000h-3B7FFFh
SA2-119 1 0 1110111XXX 32	3B8000h-3BFFFFh
SA2-120 1 0 1111000XXX 32	3C0000h-3C7FFFh
SA2-121 1 0 1111001XXX 32	3C8000h-3CFFFFh
SA2-122 1 0 1111010XXX 32	3D0000h-3D7FFFh
SA2-123 1 0 1111011XXX 32	



Bank	Sector	CEI#	CE2#	Sector Address (A2I-AI2)	Sector Size (Kwords)	Address Range (x16)
	SA2-124	1	0	1111100XXX	32	3E0000h-3E7FFFh
	SA2-125	1	0	1111101XXX	32	3E8000h-3EFFFFh
	SA2-126	1	0	1111110XXX	32	3F0000h-3F7FFFh
	SA2-127	1	0	1111111000	4	3F8000h-3F8FFFh
2B	SA2-128	1	0	1111111001	4	3F9000h-3F9FFFh
Bank 2	SA2-129	1	0	1111111010	4	3FA000h-3FAFFFh
Ba	SA2-130	1	0	1111111011	4	3FB000h-3FBFFFh
	SA2-131	1	0	1111111100	4	3FC000h-3FCFFFh
	SA2-132	1	0	1111111101	4	3FD000h-3FDFFFh
	SA2-133	1	0	1111111110	4	3FE000h-3FEFFFh

Table 7. S29PLI29J Sector Architecture (Continued)

Table 8. Secured Silicon Sector Addresses

1111111111

3FF000h-3FFFFFh

0

	Sector Size	Address Range
Factory-Locked Area	64 words	000000h-00003Fh
Customer-Lockable Area	64 words	000040h-00007Fh

Autoselect Mode

SA2-134

The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on DQ7–DQ0. This mode is primarily intended for programming equipment to automatically match a device to be programmed with its corresponding programming algorithm. However, the autoselect codes can also be accessed in-system through the command register.

When using programming equipment, the autoselect mode requires V_{ID} on address pin A9. Address pins must be as shown in Table 9 and Table 10. In addition, when verifying sector protection, the sector address must appear on the appropriate highest order address bits (see Table 0.1). Table 9 and Table 10 show the remaining address bits that are don't care. When all necessary bits have been set as required, the programming equipment may then read the corresponding identifier code on DQ7–DQ0. However, the autoselect codes can also be accessed insystem through the command register, for instances when the device is erased or programmed in a system without access to high voltage on the A9 pin. The command sequence is illustrated in Table 0.3. Note that if a Bank Address (BA) (on address bits PL127J: A22–A20, PL129J and PL064J: A21–A19, PL032J: A20–A18) is asserted during the third write cycle of the autoselect command, the host system can read autoselect data that bank and then immediately read array data from the other bank, without exiting the autoselect mode.

To access the autoselect codes in-system, the host system can issue the autoselect command via the command register, as shown in Table 0.3. This method does not require V_{ID} . Refer to the Autoselect Command Sequence for more information.



Table 9. Autoselect Codes (High Voltage Method)

Desc	cription	CE#	OE#	WE#	Amax to Al2	AI0	А9	A 8	A 7	A6	A5 to A4	А3	A2	Al	A0	DQI5 to DQ0
	acturer pansion cts	L	L	Н	ВА	Х	V _I	Х	L	L	Х	L	L	L	L	0001h
	Read Cycle 1	L										L	L	L	Н	227Eh
Device ID	Read Cycle 2	L	L	Н	ВА	Х	V _I	х	L	L	L	Н	Н	Н	L	2220h (PL127J) 2202h (PL064J) 220Ah (PL032J)
De	Read Cycle 3	L										Н	Н	Н	Н	2200h (PL127J) 2201h (PL064J) 2201h (PL032J)
Sector Protect Verific	ction	L	L	Н	SA	Х	V _I	х	L	L	L	L	L	Н	L	0001h (protected), 0000h (unprotected)
Secure Silicor Indica		L	L	Н	ВА	Х	V _I	х	Х	L	Х	L	L	Н	Н	DQ7=1 (factory locked), DQ6=1 (factory and customer locked)

Table I0. Autoselect Codes for PLI29J

Desc	cription	CEI#	CE2#	OE#	WE#	A2I to AI2	AI0	А9	A8	A 7	A 6	A5 to A4	А3	A 2	ΑI	A0	DQI5 to DQ0
	facturer	L	Н	L	Н	Х	Х	VI	Х	L	L	х	L	L	L		0001h
produ	pansion icts	Н	L	L	н	^	Α	D	Α	L	-	^	L	L	L	L	000111
	Read	L	Н												L	Н	22754
	Cycle 1	Н	L										L	L	L	П	227Eh
e 🗆	Read	L	Н				X	VI	V		١.	١.			Н		22215
Device ID	Cycle 2	Н	L	L	Н	Х	X	D	Х	L	L	L	Н	Н	н	L	2221h
	Read	L	Н														00001
	Cycle 3	Н	L										Н	Н	Н	Н	2200h
Secto		L	Н				.,	VI	.,								0001h (protected),
Prote Verifi	ction cation	Н	L	L	Н	SA	Х	D	Х	L	L	L	L	L	Н	L	0000h (unprotected)
Secu		L	Н														
	ed	Н	L	L	Н	Х	Х	V _I	X	Х	L	Х	L	L	Н	Н	DQ7=1 (factory locked), DQ6=1 (factory and customer locked)

Legend: $L = Logic\ Low = V_{IL}$, $H = Logic\ High = V_{IH}$, $BA = Bank\ Address$, $SA = Sector\ Address$, $X = Don't\ care$.

Note: The autoselect codes may also be accessed in-system via command sequences



Table 0.2. PLI27J Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector	A22-A12	Sector/ Sector Block Size
SA0	0000000000	4 Kwords
SA1	0000000001	4 Kwords
SA2	0000000010	4 Kwords
SA3	0000000011	4 Kwords
SA4	0000000100	4 Kwords
SA5	0000000101	4 Kwords
SA6	0000000110	4 Kwords
SA7	0000000111	4 Kwords
SA8	00000001XXX	32 Kwords
SA9	00000010XXX	32 Kwords
SA10	00000011XXX	32 Kwords
SA11-SA14	000001XXXXX	128 (4x32) Kwords
SA15-SA18	000010XXXXX	128 (4x32) Kwords
SA19-SA22	000011XXXXX	128 (4x32) Kwords
SA23-SA26	000100XXXXX	128 (4x32) Kwords
SA27-SA30	000101XXXXX	128 (4x32) Kwords
SA31-SA34	000110XXXXX	128 (4x32) Kwords
SA35-SA38	000111XXXXX	128 (4x32) Kwords
SA39-SA42	001000XXXXX	128 (4x32) Kwords
SA43-SA46	001001XXXXX	128 (4x32) Kwords
SA47-SA50	001010XXXXX	128 (4x32) Kwords
SA51-SA54	001011XXXXX	128 (4x32) Kwords
SA55-SA58	001100XXXXX	128 (4x32) Kwords
SA59-SA62	001101XXXXX	128 (4x32) Kwords
SA63-SA66	001110XXXXX	128 (4x32) Kwords
SA67-SA70	001111XXXXX	128 (4x32) Kwords
SA71-SA74	010000XXXXX	128 (4x32) Kwords
SA75-SA78	010001XXXXX	128 (4x32) Kwords
SA79-SA82	010010XXXXX	128 (4x32) Kwords
SA83-SA86	010011XXXXX	128 (4x32) Kwords
SA87-SA90	010100XXXXX	128 (4x32) Kwords
SA91-SA94	010101XXXXX	128 (4x32) Kwords
SA95-SA98	010110XXXXX	128 (4x32) Kwords
SA99-SA102	010111XXXXX	128 (4x32) Kwords
SA103-SA106	011000XXXXX	128 (4x32) Kwords
SA107-SA110	011001XXXXX	128 (4x32) Kwords
SA111-SA114	011010XXXXX	128 (4x32) Kwords
SA115-SA118	011011XXXXX	128 (4x32) Kwords
SA119-SA122	011100XXXXX	128 (4x32) Kwords
SA123-SA126	011101XXXXX	128 (4x32) Kwords
SA127-SA130	011110XXXXX	128 (4x32) Kwords

Sector	A22-A12	Sector/ Sector Block Size
SA131-SA134	011111XXXXX	128 (4x32) Kwords
SA135-SA138	100000XXXXX	128 (4x32) Kwords
SA139-SA142	100001XXXXX	128 (4x32) Kwords
SA143-SA146	100010XXXXX	128 (4x32) Kwords
SA147-SA150	100011XXXXX	128 (4x32) Kwords
SA151-SA154	100100XXXXX	128 (4x32) Kwords
SA155-SA158	100101XXXXX	128 (4x32) Kwords
SA159-SA162	100110XXXXX	128 (4x32) Kwords
SA163-SA166	100111XXXXX	128 (4x32) Kwords
SA167-SA170	101000XXXXX	128 (4x32) Kwords
SA171-SA174	101001XXXXX	128 (4x32) Kwords
SA175-SA178	101010XXXXX	128 (4x32) Kwords
SA179-SA182	101011XXXXX	128 (4x32) Kwords
SA183-SA186	101100XXXXX	128 (4x32) Kwords
SA187-SA190	101101XXXXX	128 (4x32) Kwords
SA191-SA194	101110XXXXX	128 (4x32) Kwords
SA195-SA198	101111XXXXX	128 (4x32) Kwords
SA199-SA202	110000XXXXX	128 (4x32) Kwords
SA203-SA206	110001XXXXX	128 (4x32) Kwords
SA207-SA210	110010XXXXX	128 (4x32) Kwords
SA211-SA214	110011XXXXX	128 (4x32) Kwords
SA215-SA218	110100XXXXX	128 (4x32) Kwords
SA219-SA222	110101XXXXX	128 (4x32) Kwords
SA223-SA226	110110XXXXX	128 (4x32) Kwords
SA227-SA230	110111XXXXX	128 (4x32) Kwords
SA231-SA234	111000XXXXX	128 (4x32) Kwords
SA235-SA238	111001XXXXX	128 (4x32) Kwords
SA239-SA242	111010XXXXX	128 (4x32) Kwords
SA243-SA246	111011XXXXX	128 (4x32) Kwords
SA247-SA250	111100XXXXX	128 (4x32) Kwords
SA251-SA254	111101XXXXX	128 (4x32) Kwords
SA255-SA258	111110XXXXX	128 (4x32) Kwords
SA259	11111100XXX	32 Kwords
SA260	11111101XXX	32 Kwords
SA261	111111110XXX	32 Kwords
SA262	111111111000	4 Kwords
SA263	111111111001	4 Kwords
SA264	111111111010	4 Kwords
SA265	111111111011	4 Kwords



Table II. PLI29J Boot Sector/Sector Block Addresses for Protection/Unprotection

	CEI# Control			CE2# Control	
		Sector/Sector			Sector/Sector
Sector Group	A2I-I2	Block Size	Sector Group	A2I-I2	Block Size
SA1-0	000000000	4 Kwords	SA2-0-SA2-3	00000XXXXX	128 (4x32) Kwords
SA1-1	0000000001	4 Kwords	SA2-4-SA2-7	00001XXXXX	128 (4x32) Kwords
SA1-2	000000010	4 Kwords	SA2-8-SA2-11	00010XXXXX	128 (4x32) Kwords
SA1-3	000000011	4 Kwords	SA2-12-SA2-15	00011XXXXX	128 (4x32) Kwords
SA1-4	000000100	4 Kwords	SA2-16-SA2-19	00100XXXXX	128 (4x32) Kwords
SA1-5	000000101	4 Kwords	SA2-20-SA2-23	00101XXXXX	128 (4x32) Kwords
SA1-6	000000110	4 Kwords	SA2-24-SA2-27	00110XXXXX	128 (4x32) Kwords
SA1-7	0000000111	4 Kwords	SA2-28-SA2-31	00111XXXXX	128 (4x32) Kwords
SA1-8	0000001XXX	32 Kwords	SA2-32-SA2-35	01000XXXXX	128 (4x32) Kwords
SA1-9	0000010XXX	32 Kwords	SA2-36-SA2-39	01001XXXXX	128 (4x32) Kwords
SA1-10	0000011XXX	32 Kwords	SA2-40-SA2-43	01010XXXXX	128 (4x32) Kwords
SA1-11 - SA1-14	00001XXXXX	128 (4x32) Kwords	SA2-44-SA2-47	01011XXXXX	128 (4x32) Kwords
SA1-15 - SA1-18	00010XXXXX	128 (4x32) Kwords	SA2-48-SA2-51	01100XXXXX	128 (4x32) Kwords
SA1-19 - SA1-22	00011XXXXX	128 (4x32) Kwords	SA2-52-SA2-55	01101XXXXX	128 (4x32) Kwords
SA1-23 - SA1-26	00100XXXXX	128 (4x32) Kwords	SA2-56-SA2-59	01110XXXXX	128 (4x32) Kwords
SA1-27 - SA1-30	00101XXXXX	128 (4x32) Kwords	SA2-60-SA2-63	01111XXXXX	128 (4x32) Kwords
SA1-31 - SA1-34	00110XXXXX	128 (4x32) Kwords	SA2-64-SA2-67	10000XXXXX	128 (4x32) Kwords
SA1-35 - SA1-38	00111XXXXX	128 (4x32) Kwords	SA2-68-SA2-71	10001XXXXX	128 (4x32) Kwords
SA1-39 - SA1-42	01000XXXXX	128 (4x32) Kwords	SA2-72-SA2-75	10010XXXXX	128 (4x32) Kwords
SA1-43 - SA1-46	01001XXXXX	128 (4x32) Kwords	SA2-76-SA2-79	10011XXXXX	128 (4x32) Kwords
SA1-47 - SA1-50	01010XXXXX	128 (4x32) Kwords	SA2-80-SA2-83	10100XXXXX	128 (4x32) Kwords
SA1-51 - SA1-54	01011XXXXX	128 (4x32) Kwords	SA2-84-SA2-87	10101XXXXX	128 (4x32) Kwords
SA1-55 - SA1-58	01100XXXXX	128 (4x32) Kwords	SA2-88-SA2-91	10110XXXXX	128 (4x32) Kwords
SA1-59 - SA1-62	01101XXXXX	128 (4x32) Kwords	SA2-92-SA2-95	10111XXXXX	128 (4x32) Kwords
SA1-63 - SA1-66	01110XXXXX	128 (4x32) Kwords	SA2-96-SA2-99	11000XXXXX	128 (4x32) Kwords
SA1-67 - SA1-70	01111XXXXX	128 (4x32) Kwords	SA2-100-SA2-103	11001XXXXX	128 (4x32) Kwords
SA1-71 - SA1-74	10000XXXXX	128 (4x32) Kwords	SA2-104-SA2-107	11010XXXXX	128 (4x32) Kwords
SA1-75 - SA1-78	10001XXXXX	128 (4x32) Kwords	SA2-108-SA2-111	11011XXXXX	128 (4x32) Kwords
SA1-79 - SA1-82	10010XXXXX	128 (4x32) Kwords	SA2-112-SA2-115	11100XXXXX	128 (4x32) Kwords
SA1-83 - SA1-86	10011XXXXX	128 (4x32) Kwords	SA2-116-SA2-119	11101XXXXX	128 (4x32) Kwords
SA1-87 - SA1-90	10100XXXXX	128 (4x32) Kwords	SA2-120-SA2-123	11110XXXXX	128 (4x32) Kwords
SA1-91 - SA1-94	10101XXXXX	128 (4x32) Kwords	SA2-124	1111100XXX	32 Kwords
SA1-95 - SA1-98	10110XXXXX	128 (4x32) Kwords	SA2-125	1111101XXX	32 Kwords
SA1-99 - SA1-102	10111XXXXX	128 (4x32) Kwords	SA2-126	1111110XXX	32 Kwords
SA1-103 - SA1- 106	11000XXXXX	128 (4x32) Kwords	SA2-127	1111111000	4 Kwords
SA1-107 - SA1- 110	11001XXXXX	128 (4x32) Kwords	SA2-128	1111111001	4 Kwords
SA1-111 - SA1- 114	11010XXXXX	128 (4x32) Kwords	SA2-129	1111111010	4 Kwords
SA1-115 - SA1- 118	11011XXXXX	128 (4x32) Kwords	SA2-130	1111111011	4 Kwords
SA1-119 - SA1- 122	11100XXXXX	128 (4x32) Kwords	SA2-131	1111111100	4 Kwords
SA1-123 - SA1- 126	11101XXXXX	128 (4x32) Kwords	SA2-132	1111111101	4 Kwords
SA1-127 - SA1- 130	11110XXXXX	128 (4x32) Kwords	SA2-133	1111111110	4 Kwords
SA1-131 - SA1- 134	11111XXXXX	128 (4x32) Kwords	SA2-134	1111111111	4 Kwords



Table I2. PL064J Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector	A2I-AI2	Sector/Sector Block Size
SA0	000000000	4 Kwords
SA1	000000001	4 Kwords
SA2	000000010	4 Kwords
SA3	000000011	4 Kwords
SA4	000000100	4 Kwords
SA5	000000101	4 Kwords
SA6	000000110	4 Kwords
SA7	000000111	4 Kwords
SA8	000001XXX	32 Kwords
SA9	0000010XXX	32 Kwords
SA10	0000011XXX	32 Kwords
SA11-SA14	00001XXXXX	128 (4x32) Kwords
SA15-SA18	00010XXXXX	128 (4x32) Kwords
SA19-SA22	00011XXXXX	128 (4x32) Kwords
SA23-SA26	00100XXXXX	128 (4x32) Kwords
SA27-SA30	00101XXXXX	128 (4x32) Kwords
SA31-SA34	00110XXXXX	128 (4x32) Kwords
SA35-SA38	00110XXXXX	128 (4x32) Kwords
SA39-SA42	01000XXXXX	128 (4x32) Kwords
SA43-SA46		128 (4x32) Kwords
SA47-SA50	01001XXXXX	128 (4x32) Kwords
SA51-SA54	01010XXXXX 01011XXXXX	, ,
		128 (4x32) Kwords
SA55-SA58	01100XXXXX	128 (4x32) Kwords
SA59-SA62	01101XXXXX	128 (4x32) Kwords
SA63-SA66	01110XXXXX	128 (4x32) Kwords
SA67-SA70	01111XXXXX	128 (4x32) Kwords
SA71-SA74	10000XXXXX	128 (4x32) Kwords
SA75-SA78	10001XXXXX	128 (4x32) Kwords
SA79-SA82	10010XXXXX	128 (4x32) Kwords
SA83-SA86	10011XXXXX	128 (4x32) Kwords
SA87-SA90	10100XXXXX	128 (4x32) Kwords
SA91-SA94	10101XXXXX	128 (4x32) Kwords
SA95-SA98	10110XXXXX	128 (4x32) Kwords
SA99-SA102	10111XXXXX	128 (4x32) Kwords
SA103-SA106	11000XXXXX	128 (4x32) Kwords
SA107-SA110	11001XXXXX	128 (4x32) Kwords
SA111-SA114	11010XXXXX	128 (4x32) Kwords
SA115-SA118	11011XXXXX	128 (4x32) Kwords
SA119-SA122	11100XXXXX	128 (4x32) Kwords
SA123-SA126	11101XXXXX	128 (4x32) Kwords
SA127-SA130	11110XXXXX	128 (4x32) Kwords
SA131	1111100XXX	32 Kwords
SA132	1111101XXX	32 Kwords
SA133	.133 1111110XXX 32 Kwords	
SA134	1111111000 4 Kwords	
SA135	1111111001 4 Kwords	
SA136	1111111010 4 Kwords	
SA137	1111111011 4 Kwords	
SA138	1111111100 4 Kwords	
SA139	1111111101	4 Kwords
SA140	SA140 1111111110 4 Kwd	
SA141	111111111	4 Kwords



Table I3. PL032J Boot Sector/Sector Block Addresses for Protection/Unprotection

Sector	A2I-AI2	Sector/Sector Block Size		
SA0	00000000	4 Kwords		
SA1	00000001	4 Kwords		
SA2	00000010	4 Kwords		
SA3	00000011	4 Kwords		
SA4	00000100	4 Kwords		
SA5	00000101	4 Kwords		
SA6	00000110	4 Kwords		
SA7	00000111	4 Kwords		
SA8	000001XXX	32 Kwords		
SA9	000010XXX	32 Kwords		
SA10	000011XXX	32 Kwords		
SA11-SA14	0001XXXXX	128 (4x32) Kwords		
SA15-SA18	0010XXXXX	128 (4x32) Kwords		
SA19-SA22	0011XXXXX	128 (4x32) Kwords		
SA23-SA26	0100XXXXX	128 (4x32) Kwords		
SA27-SA30	0101XXXXX	128 (4x32) Kwords		
SA31-SA34	0110XXXXX	128 (4x32) Kwords		
SA35-SA38	0111XXXXX	128 (4x32) Kwords		
SA39-SA42	1000XXXXX	128 (4x32) Kwords		
SA43-SA46	1001XXXXX	128 (4x32) Kwords		
SA47-SA50	1010XXXXX	128 (4x32) Kwords		
SA51-SA54	1011XXXXX	128 (4x32) Kwords		
SA55-SA58	1100XXXXX	128 (4x32) Kwords		
SA59-SA62	1101XXXXX	128 (4x32) Kwords		
SA63-SA66	1110XXXXX	128 (4x32) Kwords		
SA67	111100XXX	32 Kwords		
SA68	111101XXX	32 Kwords		
SA69	111110XXX	32 Kwords		
SA70	111111000	4 Kwords		
SA71	111111001	4 Kwords		
SA72	111111010	4 Kwords		
SA73	111111011 4 Kwords			
SA74	111111100 4 Kwords			
SA75	111111101 4 Kwords			
SA76	111111110	4 Kwords		
SA77	111111111	4 Kwords		

Selecting a Sector Protection Mode

The device is shipped with all sectors unprotected. Optional Spansion programming services enable programming and protecting sectors at the factory prior to shipping the device. Contact your local sales office for details.

It is possible to determine whether a sector is protected or unprotected. See the Secured Silicon Sector Addresses for details.



Table 14.	Sector	Protection	Schemes
-----------	--------	------------	---------

DYB	PPB	PPB Lock	Sector State
0	0	0	Unprotected—PPB and DYB are changeable
0	0	1	Unprotected—PPB not changeable, DYB is changeable
0	1	0	
1	0	0	Protected—PPB and DYB are changeable
1	1	0	
0	1	1	
1	0	1	Protected—PPB not changeable, DYB is changeable
1	1	1	

Sector Protection

The PL127J, PL129J, PL064J, and PL032J features several levels of sector protection, which can disable both the program and erase operations in certain sectors or sector groups:

Persistent Sector Protection

A command sector protection method that replaces the old 12 V controlled protection method.

Password Sector Protection

A highly sophisticated protection method that requires a password before changes to certain sectors or sector groups are permitted

WP# Hardware Protection

A write protect pin that can prevent program or erase operations in sectors SA1-133, SA1-134, SA2-0 and SA2-1.

The WP# Hardware Protection feature is always available, independent of the software managed protection method chosen.

Selecting a Sector Protection Mode

All parts default to operate in the Persistent Sector Protection mode. The customer must then choose if the Persistent or Password Protection method is most desirable. There are two one-time programmable non-volatile bits that define which sector protection method will be used. If the Persistent Sector Protection method is desired, programming the Persistent Sector Protection Mode Locking Bit permanently sets the device to the Persistent Sector Protection mode. If the Password Sector Protection method is desired, programming the Password Mode Locking Bit permanently sets the device to the Password Sector Protection mode. It is not possible to switch between the two protection modes once a locking bit has been set. One of the two modes must be selected when the device is first programmed. This prevents a program or virus from later setting the Password Mode Locking Bit, which would cause an unexpected shift from the default Persistent Sector Protection Mode into the Password Protection Mode.

The device is shipped with all sectors unprotected. Optional Spansion programming services enable programming and protecting sectors at the factory prior to shipping the device. Contact your local sales office for details.

It is possible to determine whether a sector is protected or unprotected. See Autoselect Mode for details.

Persistent Sector Protection

The Persistent Sector Protection method replaces the 12 V controlled protection method in previous flash devices. This new method provides three different sector protection states:



- Persistently Locked—The sector is protected and cannot be changed.
- Dynamically Locked—The sector is protected and can be changed by a simple command.
- Unlocked—The sector is unprotected and can be changed by a simple command.

To achieve these states, three types of "bits" are used:

- Persistent Protection Bit
- Persistent Protection Bit Lock
- Persistent Sector Protection Mode Locking Bit

Persistent Protection Bit (PPB)

A single Persistent (non-volatile) Protection Bit is assigned to a maximum four sectors (see the sector address tables for specific sector protection groupings). All 4 Kword boot-block sectors have individual sector Persistent Protection Bits (PPBs) for greater flexibility. Each PPB is individually modifiable through the PPB Write Command.

The device erases all PPBs in parallel. If any PPB requires erasure, the device must be instructed to preprogram all of the sector PPBs prior to PPB erasure. Otherwise, a previously erased sector PPBs can potentially be over-erased. The flash device does not have a built-in means of preventing sector PPBs over-erasure.

Persistent Protection Bit Lock (PPB Lock)

The Persistent Protection Bit Lock (PPB Lock) is a global volatile bit. When set to "1", the PPBs cannot be changed. When cleared ("0"), the PPBs are changeable. There is only one PPB Lock bit per device. The PPB Lock is cleared after power-up or hardware reset. There is no command sequence to unlock the PPB Lock.

Dynamic Protection Bit (DYB)

A volatile protection bit is assigned for each sector. After power-up or hardware reset, the contents of all DYBs is "0". Each DYB is individually modifiable through the DYB Write Command.

When the parts are first shipped, the PPBs are cleared, the DYBs are cleared, and PPB Lock is defaulted to power up in the cleared state – meaning the PPBs are changeable.

When the device is first powered on the DYBs power up cleared (sectors not protected). The Protection State for each sector is determined by the logical OR of the PPB and the DYB related to that sector. For the sectors that have the PPBs cleared, the DYBs control whether or not the sector is protected or unprotected. By issuing the DYB Write command sequences, the DYBs will be set or cleared, thus placing each sector in the protected or unprotected state. These are the so-called Dynamic Locked or Unlocked states. They are called dynamic states because it is very easy to switch back and forth between the protected and unprotected conditions. This allows software to easily protect sectors against inadvertent changes yet does not prevent the easy removal of protection when changes are needed. The DYBs maybe set or cleared as often as needed.

The PPBs allow for a more static, and difficult to change, level of protection. The PPBs retain their state across power cycles because they are non-volatile. Individual PPBs are set with a command but must all be cleared as a group through a complex sequence of program and erasing commands. The PPBs are also limited to 100 erase cycles.

The PPB Lock bit adds an additional level of protection. Once all PPBs are programmed to the desired settings, the PPB Lock may be set to "1". Setting the PPB Lock disables all program and erase commands to the non-volatile PPBs. In effect, the PPB Lock Bit locks the PPBs into their current state. The only way to clear the PPB Lock is to go through a power cycle. System boot code can determine if any changes to the PPB are needed; for example, to allow new system code to be downloaded. If no changes are needed then the boot code can set the PPB Lock to disable any further changes to the PPBs during system operation.



The WP#/ACC write protect pin adds a final level of hardware protection to sectors SA1-133, SA1-134, SA2-0 and SA2-1. When this pin is low it is not possible to change the contents of these sectors. These sectors generally hold system boot code. The WP#/ACC pin can prevent any changes to the boot code that could override the choices made while setting up sector protection during system initialization.

For customers who are concerned about malicious viruses there is another level of security - the persistently locked state. To persistently protect a given sector or sector group, the PPBs associated with that sector need to be set to "1". Once all PPBs are programmed to the desired settings, the PPB Lock should be set to "1". Setting the PPB Lock automatically disables all program and erase commands to the Non-Volatile PPBs. In effect, the PPB Lock "freezes" the PPBs into their current state. The only way to clear the PPB Lock is to go through a power cycle.

It is possible to have sectors that have been persistently locked, and sectors that are left in the dynamic state. The sectors in the dynamic state are all unprotected. If there is a need to protect some of them, a simple DYB Write command sequence is all that is necessary. The DYB write command for the dynamic sectors switch the DYBs to signify protected and unprotected, respectively. If there is a need to change the status of the persistently locked sectors, a few more steps are required. First, the PPB Lock bit must be disabled by either putting the device through a power-cycle, or hardware reset. The PPBs can then be changed to reflect the desired settings. Setting the PPB lock bit once again will lock the PPBs, and the device operates normally again.

The best protection is achieved by executing the PPB lock bit set command early in the boot code, and protect the boot code by holding WP#/ACC = VIL.

Table 17 contains all possible combinations of the DYB, PPB, and PPB lock relating to the status of the sector.

In summary, if the PPB is set, and the PPB lock is set, the sector is protected and the protection can not be removed until the next power cycle clears the PPB lock. If the PPB is cleared, the sector can be dynamically locked or unlocked. The DYB then controls whether or not the sector is protected or unprotected.

If the user attempts to program or erase a protected sector, the device ignores the command and returns to read mode. A program command to a protected sector enables status polling for approximately 1 μ s before the device returns to read mode without having modified the contents of the protected sector. An erase command to a protected sector enables status polling for approximately 50 μ s after which the device returns to read mode without having erased the protected sector.

The programming of the DYB, PPB, and PPB lock for a given sector can be verified by writing a DYB/PPB/PPB lock verify command to the device. There is an alternative means of reading the protection status. Take RESET# to VIL and hold WE# at VIH. (The high voltage A9 Autoselect Mode also works for reading the status of the PPBs). Scanning the addresses (A18–A11) while (A6, A1, A0) = (0, 1, 0) will produce a logical '1" code at device output DQ0 for a protected sector or a "0" for an unprotected sector. In this mode, the other addresses are don't cares. Address location with A1 = VIL are reserved for autoselect manufacturer and device codes.

Persistent Sector Protection Mode Locking Bit

Like the password mode locking bit, a Persistent Sector Protection mode locking bit exists to guarantee that the device remain in software sector protection. Once set, the Persistent Sector Protection locking bit prevents programming of the password protection mode locking bit. This guarantees that a hacker could not place the device in password protection mode.



Password Protection Mode

The Password Sector Protection Mode method allows an even higher level of security than the Persistent Sector Protection Mode. There are two main differences between the Persistent Sector Protection and the Password Sector Protection Mode:

When the device is first powered on, or comes out of a reset cycle, the PPB Lock bit set to the locked state, rather than cleared to the unlocked state.

The only means to clear the PPB Lock bit is by writing a unique 64-bit Password to the device.

The Password Sector Protection method is otherwise identical to the Persistent Sector Protection method.

A 64-bit password is the only additional tool utilized in this method.

Once the Password Mode Locking Bit is set, the password is permanently set with no means to read, program, or erase it. The password is used to clear the PPB Lock bit. The Password Unlock command must be written to the flash, along with a password. The flash device internally compares the given password with the pre-programmed password. If they match, the PPB Lock bit is cleared, and the PPBs can be altered. If they do not match, the flash device does nothing. There is a built-in 2 µs delay for each "password check." This delay is intended to thwart any efforts to run a program that tries all possible combinations in order to crack the password.

Password and Password Mode Locking Bit

In order to select the Password sector protection scheme, the customer must first program the password. The password may be correlated to the unique Electronic Serial Number (ESN) of the particular flash device. Each ESN is different for every flash device; therefore each password should be different for every flash device. While programming in the password region, the customer may perform Password Verify operations.

Once the desired password is programmed in, the customer must then set the Password Mode Locking Bit. This operation achieves two objectives:

Permanently sets the device to operate using the Password Protection Mode. It is not possible to reverse this function.

Disables all further commands to the password region. All program, and read operations are ignored.

Both of these objectives are important, and if not carefully considered, may lead to unrecoverable errors. The user must be sure that the Password Protection method is desired when setting the Password Mode Locking Bit. More importantly, the user must be sure that the password is correct when the Password Mode Locking Bit is set. Due to the fact that read operations are disabled, there is no means to verify what the password is afterwards. If the password is lost after setting the Password Mode Locking Bit, there will be no way to clear the PPB Lock bit.

The Password Mode Locking Bit, once set, prevents reading the 64-bit password on the DQ bus and further password programming. The Password Mode Locking Bit is not erasable. Once Password Mode Locking Bit is programmed, the Persistent Sector Protection Locking Bit is disabled from programming, guaranteeing that no changes to the protection scheme are allowed.

64-bit Password

The 64-bit Password is located in its own memory space and is accessible through the use of the Password Program and Verify commands (see "Password Verify Command"). The password function works in conjunction with the Password Mode Locking Bit, which when set, prevents the Password Verify command from reading the contents of the password on the pins of the device.



Write Protect (WP#)

The Write Protect feature provides a hardware method of protecting the upper two and lower two sectors without using V_{ID} . This function is provided by the WP# pin and overrides the previously discussed High Voltage Sector Protection method.

If the system asserts V_{IL} on the WP#/ACC pin, the device disables program and erase functions in the two outermost 4 Kword sectors on both ends of the flash array independent of whether it was previously protected or unprotected.

If the system asserts V_{IH} on the WP#/ACC pin, the device reverts the upper two and lower two sectors to whether they were last set to be protected or unprotected. That is, sector protection or unprotection for these sectors depends on whether they were last protected or unprotected using the method described in the High Voltage Sector Protection.

Note that the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Persistent Protection Bit Lock


The Persistent Protection Bit (PPB) Lock is a volatile bit that reflects the state of the Password Mode Locking Bit after power-up reset. If the Password Mode Lock Bit is also set after a hardware reset (RESET# asserted) or a power-up reset, the ONLY means for clearing the PPB Lock Bit in Password Protection Mode is to issue the Password Unlock command. Successful execution of the Password Unlock command clears the PPB Lock Bit, allowing for sector PPBs modifications. Asserting RESET#, taking the device through a power-on reset, or issuing the PPB Lock Bit Set command sets the PPB Lock Bit to a "1" when the Password Mode Lock Bit is not set.

If the Password Mode Locking Bit is not set, including Persistent Protection Mode, the PPB Lock Bit is cleared after power-up or hardware reset. The PPB Lock Bit is set by issuing the PPB Lock Bit Set command. Once set the only means for clearing the PPB Lock Bit is by issuing a hardware or power-up reset. The Password Unlock command is ignored in Persistent Protection Mode.

High Voltage Sector Protection

Sector protection and unprotection may also be implemented using programming equipment. The procedure requires high voltage (V_{ID}) to be placed on the RESET# pin. Refer to Figure 1 for details on this procedure. Note that for sector unprotect, all unprotected sectors must first be protected prior to the first sector write cycle.





Algorithm


Figure I. In-System Sector Protection/Sector Unprotection Algorithms

Temporary Sector Unprotect

This feature allows temporary unprotection of previously protected sectors to change data in-system. The Sector Unprotect mode is activated by setting the RESET# pin to V_{ID} . During this mode, formerly protected sectors can be programmed or erased by selecting the sector addresses. Once



 V_{ID} is removed from the RESET# pin, all the previously protected sectors are protected again. Figure 2 shows the algorithm, and Figure 21 shows the timing diagrams, for this feature. While PPB lock is set, the device cannot enter the Temporary Sector Unprotection Mode.



Notes:

- 1. All protected sectors unprotected (If WP#/ACC = VIL, upper two and lower two sectors will remain protected).
- 2. All previously protected sectors are protected once again.

Figure 2. Temporary Sector Unprotect Operation

Secured Silicon Sector Flash Memory Region

The Secured Silicon Sector feature provides a Flash memory region that enables permanent part identification through an Electronic Serial Number (ESN) The 128-word Secured Silicon sector is divided into 64 factory-lockable words that can be programmed and locked by the customer. The Secured Silicon sector is located at addresses 000000h-00007Fh in both Persistent Protection mode and Password Protection mode. Indicator bits DQ6 and DQ7 are used to indicate the factory-locked and customer locked status of the part.

The system accesses the Secured Silicon Sector through a command sequence (see the Enter Secured Silicon Sector/Exit Secured Silicon Sector Command Sequence). After the system has written the Enter Secured Silicon Sector command sequence, it may read the Secured Silicon Sector by using the addresses normally occupied by the boot sectors. This mode of operation continues until the system issues the Exit Secured Silicon Sector command sequence, or until power is removed from the device. On power-up, or following a hardware reset, the device reverts to sending commands to the normal address space. *Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Sector is enabled.*

Factory-Locked Area (64 words)

The factory-locked area of the Secured Silicon Sector (000000h-00003Fh) is locked when the part is shipped, whether or not the area was programmed at the factory. The Secured Silicon Sector Factory-locked Indicator Bit (DQ7) is permanently set to a "1". Optional Spansion programming services can program the factory-locked area with a random ESN, a customer-defined code, or any combination of the two. Because only Spansion can program and protect the factory-locked area, this method ensures the security of the ESN once the product is shipped to the field. Contact your local sales office for details on using Spansion's programming services. Note that the ACC function and unlock bypass modes are not available when the Secured Silicon sector is enabled.



Customer-Lockable Area (64 words)

The customer-lockable area of the Secured Silicon Sector (000040h-00007Fh) is shipped unprotected, which allows the customer to program and optionally lock the area as appropriate for the application. The Secured Silicon Sector Customer-locked Indicator Bit (DQ6) is shipped as "0" and can be permanently locked to "1" by issuing the Secured Silicon Protection Bit Program Command. The Secured Silicon Sector can be read any number of times, but can be programmed and locked only once. Note that the accelerated programming (ACC) and unlock bypass functions are not available when programming the Secured Silicon Sector.

The Customer-lockable Secured Silicon Sector area can be protected using one of the following procedures:

- Write the three-cycle Enter Secured Silicon Sector Region command sequence, and then follow the in-system sector protect algorithm as shown in Figure 1, except that RESET# may be at either V_{IH} or V_{ID}. This allows in-system protection of the Secured Silicon Sector Region without raising any device pin to a high voltage. Note that this method is only applicable to the Secured Silicon Sector.
- To verify the protect/unprotect status of the Secured Silicon Sector, follow the algorithm shown in Figure 3.

Once the Secured Silicon Sector is locked and verified, the system must write the Exit Secured Silicon Sector Region command sequence to return to reading and writing the remainder of the array.

The Secured Silicon Sector lock must be used with caution since, once locked, there is no procedure available for unlocking the Secured Silicon Sector area and none of the bits in the Secured Silicon Sector memory space can be modified in any way.

Secured Silicon Sector Protection Bits

The Secured Silicon Sector Protection Bits prevent programming of the Secured Silicon Sector memory area. Once set, the Secured Silicon Sector memory area contents are non-modifiable.




Figure 3. Secured Silicon Sector Protect Verify



Hardware Data Protection

The command sequence requirement of unlock cycles for programming or erasing provides data protection against inadvertent writes. In addition, the following hardware data protection measures prevent accidental erasure or programming, which might otherwise be caused by spurious system level signals during V_{CC} power-up and power-down transitions, or from system noise.

Low V_{CC} Write Inhibit

When V_{CC} is less than V_{LKO} , the device does not accept any write cycles. This protects data during V_{CC} power-up and power-down. The command register and all internal program/erase circuits are disabled, and the device resets to the read mode. Subsequent writes are ignored until V_{CC} is greater than V_{LKO} . The system must provide the proper signals to the control pins to prevent unintentional writes when V_{CC} is greater than V_{LKO} .

Write Pulse "Glitch" Protection

Noise pulses of less than 3 ns (typical) on OE#, CE#, (CE1#, CE2# in PL129J) or WE# do not initiate a write cycle.

Logical Inhibit

Write cycles are inhibited by holding any one of OE# = V_{IL} , CE# (CE1# = CE2# in PL129J) = V_{IH} or WE# = V_{IH} . To initiate a write cycle, CE# (CE1# / CE2# in PL129J) and WE# must be a logical zero while OE# is a logical one.

Power-Up Write Inhibit

If WE# = CE# (CE1#, CE2# in PL129J) = V_{IL} and OE# = V_{IH} during power up, the device does not accept commands on the rising edge of WE#. The internal state machine is automatically reset to the read mode on power-up.

Common Flash Memory Interface (CFI)

The Common Flash Interface (CFI) specification outlines device and host system software interrogation handshake, which allows specific vendor-specified software algorithms to be used for entire families of devices. Software support can then be device-independent, JEDEC ID-independent, and forward- and backward-compatible for the specified flash device families. Flash vendors can standardize their existing interfaces for long-term compatibility.

This device enters the CFI Query mode when the system writes the CFI Query command, 98h, to address 55h, any time the device is ready to read array data. The system can read CFI information at the addresses given in Table 15 to Table 18. To terminate reading CFI data, the system must write the reset command. The CFI Query mode is not accessible when the device is executing an Embedded Program or embedded Erase algorithm.

The system can also write the CFI query command when the device is in the autoselect mode. The device enters the CFI query mode, and the system can read CFI data at the addresses given in Table 15 to Table 18. The system must write the reset command to return the device to reading array data.

For further information, please refer to the CFI Specification and CFI Publication 100. Contact your local sales office for copies of these documents.



Table 15. CFI Query Identification String

Addresses	Data	Description	
10h 11h 12h	0051h 0052h 0059h	Query Unique ASCII string "QRY"	
13h 14h	0002h 0000h	Primary OEM Command Set	
15h 16h	0040h 0000h	Address for Primary Extended Table	
17h 18h	0000h 0000h	Alternate OEM Command Set (00h = none exists)	
19h 1Ah	0000h 0000h	Address for Alternate OEM Extended Table (00h = none exists)	

Table I6. System Interface String

Addresses	Data	Description
1Bh	0027h	V _{CC} Min. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Ch	0036h	V _{CC} Max. (write/erase) D7-D4: volt, D3-D0: 100 millivolt
1Dh	0000h	V _{PP} Min. voltage (00h = no V _{PP} pin present)
1Eh	0000h	V_{PP} Max. voltage (00h = no V_{PP} pin present)
1Fh	0003h	Typical timeout per single word write 2 ^N µs
20h	0000h	Typical timeout for Min. size buffer write $2^{N} \mu s$ (00h = not supported)
21h	0009h	Typical timeout per individual block erase 2 ^N ms
22h	0000h	Typical timeout for full chip erase 2^{N} ms (00h = not supported)
23h	0004h	Max. timeout for word write 2 ^N times typical
24h	0000h	Max. timeout for buffer write 2 ^N times typical
25h	0004h	Max. timeout per individual block erase 2 ^N times typical
26h	0000h	Max. timeout for full chip erase 2^{N} times typical (00h = not supported)

Table 17. Device Geometry Definition

Addresses	Data	Description							
27h	0018h (PL127J) 0018h (PL129J) 0017h (PL064J) 0016h (PL032J)	Device Size = 2 ^N byte							
28h 29h	0001h 0000h	Flash Device Interface description (refer to CFI publication 100)							
2Ah 2Bh	0000h 0000h	Max. number of byte in multi-byte write = 2^N (00h = not supported)							
2Ch	0003h	Number of Erase Block Regions within device							
2Dh 2Eh 2Fh 30h	0007h 0000h 0020h 0000h	Erase Block Region 1 Information (refer to the CFI specification or CFI publication 100)							



Table I7. Device Geometry Definition (Continued)

31h	00FDh (PL127J) 00FDh (PL129J) 007Dh (PL064J) 003Dh (PL032J)	Erase Block Region 2 Information (refer to the CFI specification or CFI publication 100)
32h	0000h	(refer to the of 1 specification of of 1 publication 100)
33h	0000h	
34h	0001h	
35h	0007h	
36h	0000h	Erase Block Region 3 Information
37h	0020h	(refer to the CFI specification or CFI publication 100)
38h	0000h	
39h	0000h	
3Ah	0000h	Erase Block Region 4 Information
3Bh	0000h	(refer to the CFI specification or CFI publication 100)
3Ch	0000h	

Table 18. Primary Vendor-Specific Extended Query

Addresses	Data	Description								
40h 41h 42h	0050h 0052h 0049h	Query-unique ASCII string "PRI"								
43h	0031h	Major version number, ASCII (reflects modifications to the silicon)								
44h	0033h	Minor version number, ASCII (reflects modifications to the CFI table)								
45h	TBD	Address Sensitive Unlock (Bits 1-0) 0 = Required, 1 = Not Required Silicon Revision Number (Bits 7-2)								
46h	0002h	Erase Suspend 0 = Not Supported, 1 = To Read Only, 2 = To Read & Write								
47h	0001h	Sector Protect 0 = Not Supported, X = Number of sectors in per group								
48h	0001h	Sector Temporary Unprotect 00 = Not Supported, 01 = Supported								
49h	0007h (PLxxxJ)	Sector Protect/Unprotect scheme 07 = Advanced Sector Protection								
4Ah	00E7h (PL127J) 00E7h (PL129J) 0077h (PL064J) 003Fh (PL032J)	Simultaneous Operation 00 = Not Supported, X = Number of Sectors excluding Bank 1								
4Bh	0000h	Burst Mode Type 00 = Not Supported, 01 = Supported								
4Ch	0002h (PLxxxJ)	Page Mode Type 00 = Not Supported, 01 = 4 Word Page, 02 = 8 Word Page								
4Dh	0085h	ACC (Acceleration) Supply Minimum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV								
4Eh	0095h	ACC (Acceleration) Supply Maximum 00h = Not Supported, D7-D4: Volt, D3-D0: 100 mV								



Table 18. Primary Vendor-Specific Extended Query (Continued)

Addresses	Data	Description							
4Fh	0001h	Top/Bottom Boot Sector Flag 00h = Uniform device, 01h = Both top and bottom boot with write protect, 02h = Bottom Boot Device, 03h = Top Boot Device, 04h = Both Top and Bottom							
50h	0001h	Program Suspend 0 = Not supported, 1 = Supported							
57h	0004h	Bank Organization 00 = Data at 4Ah is zero, X = Number of Banks							
58h	0027h (PL127J) 0027h (PL129J) 0017h (PL064J) 000Fh (PL032J)	9							
59h	0060h (PL127J) 0060h (PL129J) 0030h (PL064J) 0018h (PL032J)	•							
5Ah	0060h (PL127J) 0060h (PL129J) 0030h (PL064J) 0018h (PL032J)	ŭ							
5Bh	0027h (PL127J) 0027h (PL129J) 0017h (PL064J) 000Fh (PL032J)	Bank 4 Region Information X = Number of Sectors in Bank 4							

Command Definitions

Writing specific address and data commands or sequences into the command register initiates device operations. Table 0.3 defines the valid register command sequences. Writing **incorrect** address and data values or writing them in the **improper sequence** may place the device in an unknown state. A reset command is then required to return the device to reading array data.

All addresses are latched on the falling edge of WE# or CE# (CE1# / CE2# in PL129J), whichever happens later. All data is latched on the rising edge of WE# or CE# (CE1# / CE2# in PL129J), whichever happens first. Refer to the AC Characteristic section for timing diagrams.

Reading Array Data

The device is automatically set to reading array data after device power-up. No commands are required to retrieve data. Each bank is ready to read array data after completing an Embedded Program or Embedded Erase algorithm.

After the device accepts an Erase Suspend command, the corresponding bank enters the erase-suspend-read mode, after which the system can read data from any non-erase-suspended sector within the same bank. The system can read array data using the standard read timing, except that if it reads at an address within erase-suspended sectors, the device outputs status data. After completing a programming operation in the Erase Suspend mode, the system may once again read array data with the same exception. See the Erase Suspend/Erase Resume Commands section for more information.



After the device accepts a Program Suspend command, the corresponding bank enters the program-suspend-read mode, after which the system can read data from any non-program-suspended sector within the same bank. See the Program Suspend/Program Resume Commands for more information.

The system *must* issue the reset command to return a bank to the read (or erase-suspend-read) mode if DQ5 goes high during an active program or erase operation, or if the bank is in the autoselect mode. See the next section, Reset Command, for more information.

See also Requirements for Reading Array Data in the Device Bus Operations section for more information. The AC Characteristic table provides the read parameters, and Figure 12 shows the timing diagram.

Reset Command

Writing the reset command resets the banks to the read or erase-suspend-read mode. Address bits are don't cares for this command.

The reset command may be written between the sequence cycles in an erase command sequence before erasing begins. This resets the bank to which the system was writing to the read mode. Once erasure begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in a program command sequence before programming begins. This resets the bank to which the system was writing to the read mode. If the program command sequence is written to a bank that is in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode. Once programming begins, however, the device ignores reset commands until the operation is complete.

The reset command may be written between the sequence cycles in an autoselect command sequence. Once in the autoselect mode, the reset command must be written to return to the read mode. If a bank entered the autoselect mode while in the Erase Suspend mode, writing the reset command returns that bank to the erase-suspend-read mode.

If DQ5 goes high during a program or erase operation, writing the reset command returns the banks to the read mode (or erase-suspend-read mode if that bank was in Erase Suspend and program-suspend-read mode if that bank was in Pro-gram Suspend).

Autoselect Command Sequence

The autoselect command sequence allows the host system to access the manufacturer and device codes, and determine whether or not a sector is protected. The autoselect command sequence may be written to an address within a bank that is either in the read or erase-suspend-read mode. The autoselect command may not be written while the device is actively programming or erasing in the other bank.

The autoselect command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle that contains the bank address and the autoselect command. The bank then enters the autoselect mode. The system may read any number of autoselect codes without reinitiating the command sequence.

Table 0.3 shows the address and data requirements. To determine sector protection information, the system must write to the appropriate bank address (BA) and sector address (SA). Table 0.1 shows the address range and bank number associated with each sector.

The system must write the reset command to return to the read mode (or erase-suspend-read mode if the bank was previously in Erase Suspend).



Enter Secured Silicon Sector/Exit Secured Silicon Sector Command Sequence

The Secured Silicon Sector region provides a secured data area containing a random, eight word electronic serial number (ESN). The system can access the Secured Silicon Sector region by issuing the three-cycle Enter Secured Silicon Sector command sequence. The device continues to access the Secured Silicon Sector region until the system issues the four-cycle Exit Secured Silicon Sector command sequence. The Exit Secured Silicon Sector command sequence returns the device to normal operation. The Secured Silicon Sector is not accessible when the device is executing an Embedded Program or embedded Erase algorithm. Table 0.3 shows the address and data requirements for both command sequences. See also "Secured Silicon Sector Flash Memory Region" for further information. Note that the ACC function and unlock bypass modes are not available when the Secured Silicon Sector is enabled.

Word Program Command Sequence

Programming is a four-bus-cycle operation. The program command sequence is initiated by writing two unlock write cycles, followed by the program set-up command. The program address and data are written next, which in turn initiate the Embedded Program algorithm. The system is *not* required to provide further controls or timings. The device automatically provides internally generated program pulses and verifies the programmed cell margin. Table 0.3 shows the address and data requirements for the program command sequence. *Note that the Secured Silicon Sector, autoselect, and CFI functions are unavailable when a [program/erase] operation is in progress.*

When the Embedded Program algorithm is complete, that bank then returns to the read mode and addresses are no longer latched. The system can determine the status of the program operation by using DQ7, DQ6, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.

Any commands written to the device during the Embedded Program Algorithm are ignored. Note that a **hardware reset** immediately terminates the program operation. The program command sequence should be reinitiated once that bank has returned to the read mode, to ensure data integrity. Note that the Secured Silicon Sector, autoselect and CFI functions are unavailable when the Secured Silicon Sector is enabled.

Programming is allowed in any sequence and across sector boundaries. A bit cannot be programmed from "0" back to a "1." Attempting to do so may cause that bank to set DQ5 = 1, or cause the DQ7 and DQ6 status bits to indicate the operation was successful. However, a succeeding read will show that the data is still "0." Only erase operations can convert a "0" to a "1."

Unlock Bypass Command Sequence

The unlock bypass feature allows the system to program data to a bank faster than using the standard program command sequence. The unlock bypass command sequence is initiated by first writing two unlock cycles. This is followed by a third write cycle containing the unlock bypass command, 20h. That bank then enters the unlock bypass mode. A two-cycle unlock bypass program command sequence is all that is required to program in this mode. The first cycle in this sequence contains the unlock bypass program command, A0h; the second cycle contains the program address and data. Additional data is programmed in the same manner. This mode dispenses with the initial two unlock cycles required in the standard program command sequence, resulting in faster total programming time. Table 0.3 shows the requirements for the command sequence.


During the unlock bypass mode, only the Unlock Bypass Program and Unlock Bypass Reset commands are valid. To exit the unlock bypass mode, the system must issue the two-cycle unlock bypass reset command sequence. (See Table 0.4)

The device offers accelerated program operations through the WP#/ACC pin. When the system asserts V_{HH} on the WP#/ACC pin, the device automatically enters the Unlock Bypass mode. The system may then write the two-cycle Unlock Bypass program command sequence. The device



uses the higher voltage on the WP#/ACC pin to accelerate the operation. Note that the WP#/ACC pin must not be at V_{HH} any operation other than accelerated programming, or device damage may result. In addition, the WP#/ACC pin must not be left floating or unconnected; inconsistent behavior of the device may result.

Figure 4 illustrates the algorithm for the program operation. Refer to the Erase/Program Operations table in the AC Characteristics section for parameters, and Figure 14 for timing diagrams.



Note: See Table 0.3 for program command sequence.

Figure 4. Program Operation

Chip Erase Command Sequence

Chip erase is a six bus cycle operation. The chip erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock write cycles are then followed by the chip erase command, which in turn invokes the Embedded Erase algorithm. The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically preprograms and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations. Table 0.3 shows the address and data requirements for the chip erase command sequence.

When the Embedded Erase algorithm is complete, that bank returns to the read mode and addresses are no longer latched. The system can determine the status of the erase operation by using DQ7, DQ6, DQ2, or RY/BY#. Refer to the Write Operation Status section for information on these status bits.



Any commands written during the chip erase operation are ignored. *Note that Secured Silicon Sector, autoselect, and CFI functions are unavailable when a [program/erase] operation is in progress.* However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the chip erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 4 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the AC Characteristics section for parameters, and Figure 16 section for timing diagrams.

Sector Erase Command Sequence

Sector erase is a six bus cycle operation. The sector erase command sequence is initiated by writing two unlock cycles, followed by a set-up command. Two additional unlock cycles are written, and are then followed by the address of the sector to be erased, and the sector erase command. Table 0.3 shows the address and data requirements for the sector erase command sequence.

The device does *not* require the system to preprogram prior to erase. The Embedded Erase algorithm automatically programs and verifies the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timings during these operations.

After the command sequence is written, a sector erase time-out of 50 µs occurs. During the time-out period, additional sector addresses and sector erase commands may be written. Loading the sector erase buffer may be done in any sequence, and the number of sectors may be from one sector to all sectors. The time between these additional cycles must be less than 50 µs, otherwise erasure may begin. Any sector erase address and command following the exceeded time-out may or may not be accepted. It is recommended that processor interrupts be disabled during this time to ensure all commands are accepted. The interrupts can be re-enabled after the last Sector Erase command is written. If any command other than 30h, B0h, F0h is input during the time-out period, the normal operation will not be guaranteed. The system must rewrite the command sequence and any additional addresses and commands. *Note that Secured Silicon Sector, autoselect, and CFI functions are unavailable when a [program/erase] operation is in progress.*


The system can monitor DQ3 to determine if the sector erase timer has timed out (See the section on DQ3: Sector Erase Timer). The time-out begins from the rising edge of the final WE# pulse in the command sequence.

When the Embedded Erase algorithm is complete, the bank returns to reading array data and addresses are no longer latched. Note that while the Embedded Erase operation is in progress, the system can read data from the non-erasing bank. The system can determine the status of the erase operation by reading DQ7, DQ6, DQ2, or RY/BY# in the erasing bank. Refer to the Write Operation Status section for information on these status bits.

Once the sector erase operation has begun, only the Erase Suspend command is valid. All other commands are ignored. However, note that a **hardware reset** immediately terminates the erase operation. If that occurs, the sector erase command sequence should be reinitiated once that bank has returned to reading array data, to ensure data integrity.

Figure 5 illustrates the algorithm for the erase operation. Refer to the Erase/Program Operations tables in the AC Characteristics section for parameters, and Figure 16 section for timing diagrams.





Notes:

- 1. See Table 0.3 for erase command sequence.
- 2. See the section on DQ3 for information on the sector erase timer.

Figure 5. Erase Operation

Erase Suspend/Erase Resume Commands

The Erase Suspend command, B0h, allows the system to interrupt a sector erase operation and then read data from, or program data to, any sector not selected for erasure. The bank address is required when writing this command. This command is valid only during the sector erase operation, including the 80 µs time-out period during the sector erase command sequence. The Erase Suspend command is ignored if written during the chip erase operation or Embedded Program algorithm.

When the Erase Suspend command is written during the sector erase operation, the device requires a maximum of 35 μ s to suspend the erase operation. However, when the Erase Suspend command is written during the sector erase time-out, the device immediately terminates the time-out period and suspends the erase operation. Addresses are "don't-cares" when writing the Erase suspend command.

After the erase operation has been suspended, the bank enters the erase-suspend-read mode. The system can read data from or program data to any sector not selected for erasure. (The device "erase suspends" all sectors selected for erasure.) Reading at any address within erase-suspended sectors produces status information on DQ7–DQ0. The system can use DQ7, or DQ6 and DQ2 together, to determine if a sector is actively erasing or is erase-suspended. Refer to the Write Operation Status section for information on these status bits.

After an erase-suspended program operation is complete, the bank returns to the erase-suspendread mode. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard Word Program operation. Refer to the Write Operation Status section for more information.



In the erase-suspend-read mode, the system can also issue the autoselect command sequence. The device allows reading autoselect codes even at addresses within erasing sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to the Erase Suspend mode, and is ready for another valid operation. Refer to the Secured Silicon Sector Addresses and the Autoselect Command Sequence sections for details.

To resume the sector erase operation, the system must write the Erase Resume command (address bits are don't care). The bank address of the erase-suspended bank is required when writing this command. Further writes of the Resume command are ignored. Another Erase Suspend command can be written after the chip has resumed erasing.

If the Persistent Sector Protection Mode Locking Bit is verified as programmed without margin, the Persistent Sector Protection Mode Locking Bit Program Command should be reissued to improve program margin. If the Secured Silicon Sector Protection Bit is verified as programmed without margin, the Secured Silicon Sector Protection Bit Program Command should be reissued to improve program margin. $\mu\mu$ After programming a PPB, two additional cycles are needed to determine whether the PPB has been programmed with margin. If the PPB has been programmed without margin, the program command should be reissued to improve the program margin. Also note that the total number of PPB program/erase cycles is limited to 100 cycles. Cycling the PPBs beyond 100 cycles is not guaranteed.

After erasing the PPBs, two additional cycles are needed to determine whether the PPB has been erased with margin. If the PPBs has been erased without margin, the erase command should be reissued to improve the program margin. The programming of either the PPB or DYB for a given sector or sector group can be verified by writing a Sector Protection Status command to the device.

Note that there is no single command to independently verify the programming of a DYB for a given sector group.

Program Suspend/Program Resume Commands

The Program Suspend command allows the system to interrupt an embedded programming operation so that data can read from any non-suspended sector. When the Program Suspend command is written during a programming process, the device halts the programming operation within t_{PSL} (program suspend latency) and updates the status bits. Addresses are "don't-cares" when writing the Program Suspend command. After the programming operation has been suspended, the system can read array data from any non-suspended sector. The Program Suspend command may also be issued during a programming operation while an erase is suspended. In this case, data may be read from any addresses not in Erase Suspend or Program Suspend. If a read is needed from the Secured Silicon Sector area, then user must use the proper command sequences to enter and exit this region. The system may also write the autoselect command sequence when the device is in Program Suspend mode. The device allows reading autoselect codes in the suspended sectors, since the codes are not stored in the memory array. When the device exits the autoselect mode, the device reverts to Program Suspend mode, and is ready for another valid operation. See "Autoselect Command Sequence" for more information. After the Program Resume command is written, the device reverts to programming. The system can determine the status of the program operation using the DQ7 or DQ6 status bits, just as in the standard program operation. See "Write Operation Status" for more information. The system must write the Program Resume command (address bits are "don't care") to exit the Program Suspend mode and continue the programming operation. Further writes of the Program Resume command are ignored. Another Program Suspend command can be written after the device has resumed programming.



Command Definitions

Table 0.3. Memory Array Command Definitions

Command (Notes)		Bus Cycles (Notes I–4)												
		Cycles	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read (Note 5)		1	RA	RD										
Reset (Note	6)	1	XXX	F0										
Autoselect (Note 7)	Manufacturer ID	4	555	AA	2AA	55	(BA) 555	90	(BA) X00	01				
	Device ID (Note 10)	6	555	AA	2AA	55	(BA) 555	90	(BA) X01	227E	(BA) XOE	(Note 10)	(BA) XOF	(Note 10)
	Secured Silicon Sector Factory Protect (Note 8)	4	555	AA	2AA	55	(BA) 555	90	X03	(Note 8)				
	Sector Group Protect Verify (Note 9)	4	555	AAA	2AA	55	(BA) 555	90	(SA) X02	XX00/ XX01				
Program	1	4	555	AA	2AA	55	555	A0	PA	PD				
Chip Erase		6	555	AA	2AA	55	555	80	555	AA	2AA	55	555	10
Sector Erase	<u>)</u>	6	555	AA	2AA	55	555	80	555	AA	2AA	55	SA	30
Program/Era (Note 11)	Program/Erase Suspend (Note 11)		ВА	ВО										
Program/Erase Resume (Note 12)		1	ВА	30										
CFI Query (Note 13)		1	55	98										
Accelerated Program (Note 15)		2	XX	AO	PA	PD								
Unlock Bypass Entry (Note 15)		3	555	AA	2AA	55	555	20						
Unlock Bypass Program (Note 15)		2	XX	AO	PA	PD								
Unlock Bypass Erase (Note 15)		2	xx	80	XX	10								
Unlock Bypass CFI (Notes 13, 15)		1	xx	98										
Unlock Bypass Reset (Note 15)		2	xxx	90	xxx	00								

Legend:

BA = Address of bank switching to autoselect mode, bypass mode, or erase operation. Determined by PL127J: Amax:A20, PL064J and PL129J: Amax:A19, PL032J: Amax:A18.

PA = Program Address (Amax: A0). Addresses latch on falling edge of WE# or CE# (CE1#/CE2# for PL129J) pulse, whichever happens later.

PD = Program Data (DQ15:DQ0) written to location PA. Data latches on rising edge of WE# or CE# (CE1#/CE2# for PL129J) pulse, whichever happens first.

RA = Read Address (Amax: A0).

RD = Read Data (DQ15:DQ0) from location RA.

SA = Sector Address (Amax: A12) for verifying (in autoselect mode) or erasing.

WD = Write Data. See "Configuration Register" definition for specific write data. Data latched on rising edge of WE#.

X = Don't care

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells in table denote read cycles. All other cycles are write operations.

Advance Information



- 4. During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than A11 (except where BA is required) and data bits higher than DQ7 are don't cares.
- 5. No unlock or command cycles required when bank is reading array data.
- 6. The Reset command is required to return to reading array (or to erase-suspend-read mode if previously in Erase Suspend) when bank is in autoselect mode, or if DQ5 goes high (while bank is providing status information).
- 7. Fourth cycle of autoselect command sequence is a read cycle. System must provide bank address to obtain manufacturer ID or device ID information. See Autoselect Command Sequence section for more information.
- 8. The data is DQ6=1 for factory and customer locked and DQ7=1 for factory locked.
- 9. The data is 00h for an unprotected sector group and 01h for a protected sector group.
- 10. Device ID must be read across cycles 4, 5, and 6. PL127J (X0Eh = 2220h, X0Fh = 2200h), PL129J (X0Eh = 2221h, X0Fh = 2200h), PL064J (X0Eh = 2202h, X0Fh = 2201h), PL032J (X0Eh = 220Ah, X0Fh = 2201h).
- 11. System may read and program in non-erasing sectors, or enter autoselect mode, when in Program/Erase Suspend mode. Program/Erase Suspend command is valid only during a sector erase operation, and requires bank address.
- 12. Program/Erase Resume command is valid only during Erase Suspend mode, and requires bank address.
- 13. Command is valid when device is ready to read array data or when device is in autoselect mode.
- 14. WP#/ACC must be at V_{ID} during the entire operation of command.
- 15. Unlock Bypass Entry command is required prior to any Unlock Bypass operation. Unlock Bypass Reset command is required to return to the reading array.



Table 0.4. Sector Protection Command Definitions

Command	es	Bus Cycles (Notes I-4)													
(Notes)	Cycles	Addr	Dat a	Addr	Dat a	Add r	Dat a	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Reset	1	XXX	FO												
Secured Silicon Sector Entry	3	555	АА	2AA	55	555	88								
Secured Silicon Sector Exit	4	555	AA	2AA	55	555	90	XX	00						
Secured Silicon Protection Bit Program (Notes 5, 6)	6	555	АА	2AA	55	555	60	OW	68	OW	48	OW	RD(0)		
Secured Silicon Protection Bit Status	5	555	AA	2AA	55	555	60	OW	48	OW	RD(0)				
Password Program (Notes 5, 7, 8)	4	555	AA	2AA	55	555	38	XX[0-3]	PD[0-3]						
Password Verify (Notes 6, 8, 9)	4	555	AA	2AA	55	555	C8	PWA[0- 3]	PWD[0- 3]						
Password Unlock (Notes 7, 10, 11)	7	555	AA	2AA	55	555	28	PWA[0]	PWD[0]	PWA[1]	PWD[1]	PWA[2]	PWD[2]	PWA[3]	PWD[
PPB Program (Notes 5, 6, 12)	6	555	AA	2AA	55	555	60	(SA)WP	68	(SA) WP	48	(SA)W P	RD(0)		
PPB Status	4	555	AA	2AA	55	555	90	(SA)WP	RD(0)						
All PPB Erase (Notes 5, 6, 13, 14)	6	555	AA	2AA	55	555	60	WP	60	(SA)	40	(SA)W P	RD(0)		
PPB Lock Bit Set	3	555	AA	2AA	55	555	78								
PPB Lock Bit Status (Note 15)	4	555	AA	2AA	55	555	58	SA	RD(1)						
DYB Write (Note 7)	4	555	AA	2AA	55	555	48	SA	X1						
DYB Erase (Note 7)	4	555	AA	2AA	55	555	48	SA	X0						
DYB Status (Note 6)	4	555	AA	2AA	55	555	58	SA	RD(0)						
PPMLB Program (Notes 5, 6, 12)	6	555	AA	2AA	55	555	60	PL	68	PL	48	PL	RD(0)		
PPMLB Status (Note 5)	5	555	AA	2AA	55	555	60	PL	48	PL	RD(0)				
SPMLB Program (Notes 5, 6, 12)	6	555	AA	2AA	55	555	60	SL	68	SL	48	SL	RD(0)		
SPMLB Status (Note 5)	5	555	AA	2AA	55	555	60	SL	48	SL	RD(0)				

Legend

DYB = Dynamic Protection Bit



OW = Address (A7:A0) is (00011010)

PD[3:0] = Password Data (1 of 4 portions)

PPB = Persistent Protection Bit

PWA = Password Address. A1:A0 selects portion of password.

PWD = Password Data being verified.

PL = Password Protection Mode Lock Address (A7:A0) is (00001010)

RD(0) = Read Data DQ0 for protection indicator bit.

RD(1) = Read Data DQ1 for PPB Lock status.

SA = Sector Address where security command applies. Address bits Amax: A12 uniquely select any sector.

SL = Persistent Protection Mode Lock Address (A7:A0) is (00010010)

WP = PPB Address (A7:A0) is (00000010)

X = Don't care

PPMLB = Password Protection Mode Locking Bit

SPMLB = Persistent Protection Mode Locking Bit

Notes:

- 1. See Table 1 for description of bus operations.
- 2. All values are in hexadecimal.
- 3. Shaded cells in table denote read cycles. All other cycles are write operations.
- 4. During unlock and command cycles, when lower address bits are 555 or 2AAh as shown in table, address bits higher than A11 (except where BA is required) and data bits higher than DQ7 are don't cares.
- 5. The reset command returns device to reading array.
- 6. Cycle 4 programs the addressed locking bit. Cycles 5 and 6 validate bit has been fully programmed when DQ0 = 1. If DQ0 = 0 in cycle 6, program command must be issued and verified again.
- 7. Data is latched on the rising edge of WE#.
- 8. Entire command sequence must be entered for each portion of password.
- 9. Command sequence returns FFh if PPMLB is set.
- 10. The password is written over four consecutive cycles, at addresses 0-3.
- 11. A 2 µs timeout is required between any two portions of password.
- 12. A 100 µs timeout is required between cycles 4 and 5.
- 13.A 1.2 ms timeout is required between cycles 4 and 5.
- 14. Cycle 4 erases all PPBs. Cycles 5 and 6 validate bits have been fully erased when DQ0 = 0. If DQ0= 1 in cycle 6, erase command must be issued and verified again. Before issuing erase command, all PPBs should be programmed to prevent PPB overerasure.
- 15. DQ1 = 1 if PPB locked, 0 if unlocked.

Write Operation Status

The device provides several bits to determine the status of a program or erase operation: DQ2, DQ3, DQ5, DQ6, and DQ7. Table 19 and the following subsections describe the function of these bits. DQ7 and DQ6 each offer a method for determining whether a program or erase operation is complete or in progress. The device also provides a hardware-based output signal, RY/BY#, to determine whether an Embedded Program or Erase operation is in progress or has been completed.

DQ7: Data# Polling

The Data# Polling bit, DQ7, indicates to the host system whether an Embedded Program or Erase algorithm is in progress or completed, or whether a bank is in Erase Suspend. Data# Polling is valid after the rising edge of the final WE# pulse in the command sequence.



During the Embedded Program algorithm, the device outputs on DQ7 the complement of the datum programmed to DQ7. This DQ7 status also applies to programming during Erase Suspend. When the Embedded Program algorithm is complete, the device outputs the datum programmed to DQ7. The system must provide the program address to read valid status information on DQ7. If a program address falls within a protected sector, Data# Polling on DQ7 is active for approximately 1 µs, then that bank returns to the read mode.


During the Embedded Erase algorithm, Data# Polling produces a "0" on DQ7. When the Embedded Erase algorithm is complete, or if the bank enters the Erase Suspend mode, Data# Polling produces a "1" on DQ7. The system must provide an address within any of the sectors selected for erasure to read valid status information on DQ7.

After an erase command sequence is written, if all sectors selected for erasing are protected, Data# Polling on DQ7 is active for approximately 400 μ s, then the bank returns to the read mode. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected. However, if the system reads DQ7 at an address within a protected sector, the status may not be valid.

When the system detects DQ7 has changed from the complement to true data, it can read valid data at DQ15–DQ0 on the *following* read cycles. Just prior to the completion of an Embedded Program or Erase operation, DQ7 may change asynchronously with DQ15–DQ0 while Output Enable (OE#) is asserted low. That is, the device may change from providing status information to valid data on DQ7. Depending on when the system samples the DQ7 output, it may read the status or valid data. Even if the device has completed the program or erase operation and DQ7 has valid data, the data outputs on DQ15–DQ0 may be still invalid. Valid data on DQ15–DQ0 will appear on successive read cycles.

Table 19 shows the outputs for Data# Polling on DQ7. Figure 5 shows the Data# Polling algorithm. Figure 18 in the AC Characteristic section shows the Data# Polling timing diagram.





- 1. VA = Valid address for programming. During a sector erase operation, a valid address is any sector address within the sector being erased. During chip erase, a valid address is any non-protected sector address.
- 2. DQ7 should be rechecked even if DQ5 = "1" because DQ7 may change simultaneously with DQ5.

Figure 6. Data# Polling Algorithm

RY/BY#: Ready/Busy#

The RY/BY# is a dedicated, open-drain output pin which indicates whether an Embedded Algorithm is in progress or complete. The RY/BY# status is valid after the rising edge of the final WE# pulse in the command sequence. Since RY/BY# is an open-drain output, several RY/BY# pins can be tied together in parallel with a pull-up resistor to V_{CC} .

If the output is low (Busy), the device is actively erasing or programming. (This includes programming in the Erase Suspend mode.) If the output is high (Ready), the device is in the read mode, the standby mode, or one of the banks is in the erase-suspend-read mode.

Table 19 shows the outputs for RY/BY#.



DQ6: Toggle Bit I

Toggle Bit I on DQ6 indicates whether an Embedded Program or Erase algorithm is in progress or complete, or whether the device has entered the Erase Suspend mode. Toggle Bit I may be read at any address, and is valid after the rising edge of the final WE# pulse in the command sequence (prior to the program or erase operation), and during the sector erase time-out.

During an Embedded Program or Erase algorithm operation, successive read cycles to any address cause DQ6 to toggle. The system may use either OE# or CE# to control the read cycles. When the operation is complete, DQ6 stops toggling.

After an erase command sequence is written, if all sectors selected for erasing are protected, DQ6 toggles for approximately 400 μ s, then returns to reading array data. If not all selected sectors are protected, the Embedded Erase algorithm erases the unprotected sectors, and ignores the selected sectors that are protected.


The system can use DQ6 and DQ2 together to determine whether a sector is actively erasing or is erase-suspended. When the device is actively erasing (that is, the Embedded Erase algorithm is in progress), DQ6 toggles. When the device enters the Erase Suspend mode, DQ6 stops toggling. However, the system must also use DQ2 to determine which sectors are erasing or erase-suspended. Alternatively, the system can use DQ7 (see the DQ7: Data# Polling).

If a program address falls within a protected sector, DQ6 toggles for approximately 1 μ s after the program command sequence is written, then returns to reading array data.

DQ6 also toggles during the erase-suspend-program mode, and stops toggling once the Embedded Program algorithm is complete.

Table 19 shows the outputs for Toggle Bit I on DQ6. Figure 7 shows the toggle bit algorithm. Figure 19 in Read Operation Timings shows the toggle bit timing diagrams. Figure 20 shows the differences between DQ2 and DQ6 in graphical form. See also the DQ2: Toggle Bit II.





Note: The system should recheck the toggle bit even if DQ5 = "1" because the toggle bit may stop toggling as DQ5 changes to "1." See the DQ6: Toggle Bit I and DQ2: Toggle Bit II for more information.

Figure 7. Toggle Bit Algorithm

DQ2: Toggle Bit II

The "Toggle Bit II" on DQ2, when used with DQ6, indicates whether a particular sector is actively erasing (that is, the Embedded Erase algorithm is in progress), or whether that sector is erase-suspended. Toggle Bit II is valid after the rising edge of the final WE# pulse in the command sequence.

DQ2 toggles when the system reads at addresses within those sectors that have been selected for erasure. (The system may use either OE# or CE# (CE1# / CE2# for PL129J) to control the read cycles.) But DQ2 cannot distinguish whether the sector is actively erasing or is erase-suspended. DQ6, by comparison, indicates whether the device is actively erasing, or is in Erase Suspend, but cannot distinguish which sectors are selected for erasure. Thus, both status bits are required for sector and mode information. Refer to Table 19 to compare outputs for DQ2 and DQ6.

Figure 7 shows the toggle bit algorithm in flowchart form, and the DQ2: Toggle Bit II explains the algorithm. See also the DQ6: Toggle Bit I. Figure 19 shows the toggle bit timing diagram. Figure 20 shows the differences between DQ2 and DQ6 in graphical form.

Reading Toggle Bits DQ6/DQ2

Refer to Figure 7 for the following discussion. Whenever the system initially begins reading toggle bit status, it must read DQ7–DQ0 at least twice in a row to determine whether a toggle bit is toggling. Typically, the system would note and store the value of the toggle bit after the first read. After the second read, the system would compare the new value of the toggle bit with the first. If the toggle bit is not toggling, the device has completed the program or erase operation. The system can read array data on DQ7–DQ0 on the following read cycle.



However, if after the initial two read cycles, the system determines that the toggle bit is still toggling, the system also should note whether the value of DQ5 is high (see the section on DQ5). If it is, the system should then determine again whether the toggle bit is toggling, since the toggle bit may have stopped toggling just as DQ5 went high. If the toggle bit is no longer toggling, the device has successfully completed the program or erase operation. If it is still toggling, the device did not completed the operation successfully, and the system must write the reset command to return to reading array data.

The remaining scenario is that the system initially determines that the toggle bit is toggling and DQ5 has not gone high. The system may continue to monitor the toggle bit and DQ5 through successive read cycles, determining the status as described in the previous paragraph. Alternatively, it may choose to perform other system tasks. In this case, the system must start at the beginning of the algorithm when it returns to determine the status of the operation (top of Figure 7).

DQ5: Exceeded Timing Limits

DQ5 indicates whether the program or erase time has exceeded a specified internal pulse count limit. Under these conditions DQ5 produces a "1," indicating that the program or erase cycle was not successfully completed.

The device may output a "1" on DQ5 if the system tries to program a "1" to a location that was previously programmed to "0." **Only an erase operation can change a "0" back to a "1."** Under this condition, the device halts the operation, and when the timing limit has been exceeded, DQ5 produces a "1."

Under both these conditions, the system must write the reset command to return to the read mode (or to the erase-suspend-read mode if a bank was previously in the erase-suspend-program mode).

DQ3: Sector Erase Timer

After writing a sector erase command sequence, the system may read DQ3 to determine whether or not erasure has begun. (The sector erase timer does not apply to the chip erase command.) If additional sectors are selected for erasure, the entire time-out also applies after each additional sector erase command. When the time-out period is complete, DQ3 switches from a "0" to a "1." See also the Sector Erase Command Sequence.

After the sector erase command is written, the system should read the status of DQ7 (Data# Polling) or DQ6 (Toggle Bit I) to ensure that the device has accepted the command sequence, and then read DQ3. If DQ3 is "1," the Embedded Erase algorithm has begun; all further commands (except Erase Suspend) are ignored until the erase operation is complete. If DQ3 is "0," the device will accept additional sector erase commands. To ensure the command has been accepted, the system software should check the status of DQ3 prior to and following each subsequent sector erase command. If DQ3 is high on the second status check, the last command might not have been accepted.

Table 19 shows the status of DQ3 relative to the other status bits.



Table 19. Write Operation Status

	Status			DQ6	DQ5 (Note I)	DQ3	DQ2 (Note 2)	RY/BY#
Standard	Embedded Prog	gram Algorithm	DQ7#	Toggle	0	N/A	No toggle	0
Mode	Embedded Eras	se Algorithm	0	Toggle	0	1	Toggle	0
Erase	Erase-	Erase Suspended Sector	1	No toggle	0	N/A	Toggle	1
Suspend Mode	Suspend-Read	Non-Erase Suspended Sector	Data	Data	Data	Data	Data	1
	Erase-Suspend	-Program	DQ7#	Toggle	0	N/A	N/A	0
Program Suspend Mode	Reading within Suspended Sec		Invalid (Not Allowed)	Invalid (Not Allowed)	Invalid (Not Allowed)	Invalid (Not Allowed)	Invalid (Not Allowed)	1
(Note 3)	Reading within Suspended Sec		Data	Data	Data	Data	Data	1

- 1. DQ5 switches to '1' when an Embedded Program or Embedded Erase operation has exceeded the maximum timing limits. Refer to the section on DQ5 for more information.
- 2. DQ7 and DQ2 require a valid address when reading status information. Refer to the appropriate subsection for further details.
- 3. When reading write operation status bits, the system must always provide the bank address where the Embedded Algorithm is in progress. The device outputs array data if the system addresses a non-busy bank.




Absolute Maximum Ratings

Storage Temperature Plastic Peckages 45°C to 1150°C
Storage Temperature Plastic Packages
Ambient Temperature with Power Applied
Voltage with Respect to Ground
V_{CC} (Note 1)
RESET# (Note 2)
WP#/ACC (Note 2)
All other pins (Note 1)
Output Short Circuit Current (Note 3)

Notes:

- 1. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, input or I/O pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. Maximum DC voltage on input or I/O pins is V_{CC} +0.5 V. During voltage transitions, input or I/O pins may overshoot to V_{CC} +2.0 V for periods up to 20 ns. See Figure 8.
- Minimum DC input voltage on pins RESET#, and WP#/ACC is -0.5 V. During voltage transitions, WP#/ACC, and RESET# may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Figure 8. Maximum DC input voltage on pin RESET# is +12.5 V which may overshoot to +14.0 V for periods up to 20 ns. Maximum DC input voltage on WP#/ACC is +9.5 V which may overshoot to +12.0 V for periods up to 20 ns.
- 3. No more than one output may be shorted to ground at a time. Duration of the short circuit should not be greater than one second.
- 4. Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this data sheet is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.



Maximum Negative Overshoot Waveform

Maximum Positive Overshoot Waveform

Figure 8. Maximum Overshoot Waveforms

Operating Ranges

Operating ranges define those limits between which the functionality of the device is guaranteed.

Industrial (I) Devices

Extended (E) Devices

Supply Voltages

Notes:

For all AC and DC specifications, $V_{IO} = V_{CC}$; contact your local sales office for other V_{IO} options.



DC Characteristics

Table 20. CMOS Compatible

Parameter Symbol	Parameter Description	Test Condition	ons	Min	Тур	Max	Unit
I _{LI}	Input Load Current	$V_{IN} = V_{SS} \text{ to } V_{CC},$ $V_{CC} = V_{CC \text{ max}}$				±1.0	μΑ
I _{LIT}	RESET# Input Load Current	$V_{CC} = V_{CC \text{ max}}; V_{ID} = 12$	2.5 V			35	μΑ
I _{LR}	Reset Leakage Current	$V_{CC} = V_{CC \text{ max}}$; $V_{ID} = 12$	2.5 V			35	μΑ
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ to V_{CC} , OE7 $V_{CC} = V_{CC \text{ max}}$	$V_{OUT} = V_{SS}$ to V_{CC} , OE# = V_{IH} $V_{CC} = V_{CC max}$			±1.0	μΑ
I _{CC1}	V _{CC} Active Read Current (Notes 1, 2)	$ \begin{array}{ll} OE\# = V_{IH}, V_{CC} = V_{CC} & 5 \text{ MHz} \\ max (Note 1) & 10 \text{ MHz} \end{array} $			20 45	30 55	mA
I _{CC2}	V _{CC} Active Write Current (Notes 2, 3)	OE# = V _{IH} , WE# = V _{IL}			15	25	mA
I _{CC3}	V _{CC} Standby Current (Note 2)	CE#, RESET#, WP#/AC = V _{IO} ± 0.3 V	CC		0.2	5	μA
I _{CC4}	V _{CC} Reset Current (Note 2)	RESET# = $V_{SS} \pm 0.3 \text{ V}$			0.2	5	μΑ
I _{CC5}	Automatic Sleep Mode (Notes 2, 4)	$V_{IH} = V_{IO} \pm 0.3 \text{ V}; V_{IL} = V_{SS} \pm 0.3 \text{ V}$			0.2	5	μΑ
I _{CC6}	V _{CC} Active Read-While-Program Current (Notes 1, 2)	OE# = V _{IH} ,	5 MHz 10 MHz		21 46	45 70	mA
		10 MHz			21	45	
I _{CC7}	V _{CC} Active Read-While-Erase Current (Notes 1, 2)	$OE\# = V_{IH},$ 10 MHz			46	70	mA
I _{CC8}	V _{CC} Active Program-While-Erase- Suspended Current (Notes 2, 5)	OE# = V _{IH}			17	25	mA
I _{CC9}	V _{CC} Active Page Read Current (Note 2)	OE# = V _{IH} , 8 word Pag	je Read		10	15	mA
VII	Input Low Voltage	V _{IO} = 1.65–1.95 V (PL ² PL129J)	127J and	-0.4		0.4	٧
		$V_{1O} = 2.7 - 3.6 \text{ V}$		-0.5		0.8	V
V_{IH}	Input High Voltage	$V_{IO} = 1.65-1.95 \text{ V (PL}^2)$	127J AND	V _{IO} -0.4		V _{IO} +0.4	V
		$V_{10} = 2.7 - 3.6 \text{ V}$		2.0		V _{CC} +0.3	V
V_{HH}	Voltage for ACC Program Acceleration	$V_{CC} = 3.0 \text{ V} \pm 10\%$		8.5		9.5	V
V_{ID}	Voltage for Autoselect and Temporary Sector Unprotect	$V_{CC} = 3.0 \text{ V} \pm 10\%$		11.5		12.5	٧
Va	Output Low Voltage	$I_{OL} = 100 \mu A, V_{CC} = V_{C}$ 1.65–1.95 V (PL127J A	ND PL129J)			0.1	V
V _{OL}	Output Low Voltage	I_{OL} = 2.0 mA, V_{CC} = $V_{CC min}$, V_{IO} = 2.7–3.6 V				0.4	٧
V _{OH}	Output High Voltage	$I_{OH} = -100 \mu A, V_{CC} = V_{CC}$ 1.65-1.95 V (PL127J A	$V_{CC \text{ min}}, V_{IO} = ND \text{ PL129J}$	V _{IO} -0.1			٧
* OH	- Satput Fiight voltage	$I_{OH} = -2.0 \text{ mA}, V_{CC} = V_{CC \text{ min}}, V_{IO} = 2.7-3.6 \text{ V}$		2.4			V
V_{LKO}	Low V _{CC} Lock-Out Voltage (Note 5)			2.3		2.5	V

Notes:


- 1. The I_{CC} current listed is typically less than 5 mA/MHz, with OE# at V_{IH} .
- 2. Maximum I_{CC} specifications are tested with $V_{CC} = V_{CCmax}$.
- 3. I_{CC} active while Embedded Erase or Embedded Program is in progress.
- 4. Automatic sleep mode enables the low power mode when addresses remain stable for t_{ACC} + 30 ns. Typical sleep mode current is 1 mA.
- 5. Not 100% tested.
- 6. In S29PL129J there are two CE# (CE1#, CE2#).



7. Valid CE1#/CE2# conditions: (CE1# = V_{IL} , CE2# = V_{IH} ,) or (CE1# = V_{IH} , CE2# = V_{IH}) or (CE1# = V_{IH} , CE2# = V_{IH}).

AC Characteristic

Test Conditions



Note: Diodes are IN3064 or equivalent.

Figure 9. Test Setups

Table 21. Test Specifications

Test Condition		All Speeds	Unit
Output Load		1 TTL gate	
Output Load Capacitance, C_L (including jig capac	30	pF	
Input Rise and Fall Times	V _{IO} = 1.8 V (PL127J AND PL129J)	5	ns
	$V_{10} = 3.0 \text{ V}$		
Input Pulse Levels	V _{IO} = 1.8 V (PL127J AND PL129J)	0.0 - 1.8	V
	V _{IO} = 3.0 V	0.0–3.0	
Input timing measurement reference levels	V ₁₀ /2	V	
Output timing measurement reference levels	V _{IO} /2	V	



Switching Waveforms

Table 22. Key To Switching Waveforms




Figure 10. Input Waveforms and Measurement Levels

VCC RampRate

All DC characteristics are specified for a V_{CC} ramp rate > 1V/100 μs and V_{CC} >= V_{CCQ} - 100 mV. If the V_{CC} ramp rate is < 1V/100 μs , a hardware reset required.+



Read Operations


Table 23. Read-Only Operations

Paran	neter	5		T . C .						
JEDEC	Std.	Descriptio	on	Test Setup		55	60	65	70	Unit
t _{AVAV}	t _{RC}	Read Cycle Time (Note 1	Read Cycle Time (Note 1)		Min	55	60	65	70	ns
t _{AVQV}	t _{ACC}	Address to Output Delay		CE#, OE# = V _{IL}	Max	55	60	65	70	ns
t _{ELQV}	t _{CE}	Chip Enable to Output Delay		OE# = V _{IL}	Max	55	60	65	70	ns
	t _{PACC}	Page Access Time			Max	20	25	25	30	ns
t _{GLQV}	t _{OE}	Output Enable to Output		Max	20	20 25 30		0	ns	
t _{EHQZ}	t _{DF}	Chip Enable to Output H	igh Z (Note 3)		Max	16			ns	
t _{GHQZ}	t _{DF}	Output Enable to Output 3)	High Z (Notes 1,		Max		1	6		ns
t _{AXQX}	t _{OH}	Output Hold Time From Addresses, CE# or OE#, Whichever Occurs First (Note 3)			Min	5				ns
		Output Enable Hold	Read		Min		()		ns
t _{OEH}		Output Enable Hold Time (Note 1)	Toggle and Data# Polling		Min		1	0		ns

Notes:


- 1. Not 100% tested.
- 2. See Figure 9 and Table 21 for test specifications
- 3. Measurements performed by placing a 50 ohm termination on the data pin with a bias of V_{CC} /2. The time from OE# high to the data bus driven to V_{CC} /2 is taken as t_{DF} .
- 4. S29PL129J has two CE# (CE1#, CE2#).
- 5. Valid CE1# / CE2# conditions: (CE1# = V_{IL} , CE2# = V_{IH}) or (CE1# = V_{IH} , CE2# = V_{IH}).
- 6. Valid CE1# / CE2# transitions: (CE1# = V_{IL} , CE2# = V_{IH}) or (CE1# = V_{IH} , CE2# = V_{IL}) to (CE1# = CE2# = V_{IH}).
- 7. Valid CE1# / CE2# transitions: (CE1# = CE2# = V_{IH}) to (CE1# = V_{IL} , CE2# = V_{IH}) or (CE1# = V_{IH} , CE2# = V_{IL}).
- 8. For 70pF Output Load Capacitance, 2 ns will be added to the above t_{ACC} , t_{CE} , t_{PACC} , t_{OE} values for all speed grades.





- Notes:
- 1. S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} 2. S29PL129J There are two CE# (CE1#, CE2#). In the above waveform CE# = CE1# or CE2#

Figure II. Read Operation Timings



- 1. S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} 2. S29PL129J There are two CE# (CE1#, CE2#). In the above waveform CE# = CE1# or CE2#

Figure 12. Page Read Operation Timings




Reset


Table 24. Hardware Reset (RESET#)

Paran	neter				
JEDEC	Std	Description		All Speed Options	Unit
	t _{Ready}	RESET# Pin Low (During Embedded Algorithms) to Read Mode (See Note)	Max	20	μs
	t _{Ready}	RESET# Pin Low (NOT During Embedded Algorithms) to Read Mode (See Note)	Max	500	ns
	t _{RP}	RESET# Pulse Width	Min	500	ns
	t _{RH}	Reset High Time Before Read (See Note)	Min	50	ns
	t _{RPD}	RESET# Low to Standby Mode	Min	20	μs
	t _{RB}	RY/BY# Recovery Time	Min	0	ns

Note: Not 100% tested.



Reset Timings during Embedded Algorithms



Notes:

- 1. S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} 2. S29PL129J There are two CE# (CE1#, CE2#). In the below waveform CE# = CE1# or CE2#
 - Figure I3. Reset Timings



Erase/Program Operations

Table 25. Erase and Program Operation


Parar	meter				Speed	Options		
JEDEC	Std	Description		55	60	65	70	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	55	60	65	70	ns
t _{AVWL} t _{AS}		Address Setup Time	Min		()		ns
	t _{ASO}	Address Setup Time to OE# low during toggle bit polling	Min		1	5		ns
t _{WLAX}	t _{AH}	Address Hold Time	Min	30		35		ns
	t _{AHT}	Address Hold Time From CE# (CE1#, CE#2 in PL129J) or OE# high during toggle bit polling	Min		()		ns
t _{DVWH}	t _{DS}	Data Setup Time	Min	25		30		ns
t _{WHDX}	t _{DH}	Data Hold Time	Min)		ns
	t _{OEPH}	Output Enable High during toggle bit polling	Min		1	0		ns
t _{GHWL}	t _{GHWL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0			ns	
t _{ELWL}	t _{CS}	CE# (CE1# or CE#2 in PL129J) Setup Time	Min		()		ns
t _{WHEH}	t _{CH}	CE# (CE1# or CE#2 in PL129J) Hold Time	Min		()		ns
t _{WLWH}	t _{WP}	Write Pulse Width	Min		3	5		ns
t _{WHDL}	t _{WPH}	Write Pulse Width High	Min	20		25		ns
	t _{SR/W}	Latency Between Read and Write Operations	Min		()		ns
t _{WHWH1}	t _{WHWH1}	Programming Operation (Note 4)	Тур		(5		μs
t _{WHWH1}	t _{WHWH1}	Accelerated Programming Operation (Note 4)	Тур			4		μs
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 4)	Тур		0	.5		sec
	t _{VCS}	V _{CC} Setup Time (Note 1)	Min		5	0		μs
	t _{RB}	Write Recovery Time from RY/BY#	Min		()		ns
		December /France Valid to DV/DV // Delevi	Max		9	0		ns
	t _{BUSY}	Program/Erase Valid to RY/BY# Delay	Min	35			ns	
	t _{PSL}	Program Suspend Latency	Max		3	5		μs

Notes:

- 1. Not 100% tested.
- 2. S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH}
- 3. S29PL129J There are two CE# (CE1#, CE2#).
- 4. See the "Erase And Programming Performance" section for more information.



Timing Diagrams



Notes:


- 1. $PA = program \ address, \ PD = program \ data, \ D_{OUT}$ is the true data at the program address 2. S29PL129J $During \ CE1\# \ transitions, \ CE2\# = V_{IH}; \ During \ CE2\# \ transitions, \ CE1\# = V_{IH}$ 3. S29PL129J $There \ are \ two \ CE\# \ (CE1\#, \ CE2\#)$. In the above waveform $CE\# = CE1\# \ or \ CE2\#$

Figure I4. Program Operation Timings



Figure I5. Accelerated Program Timing Diagram





- 1. SA = sector address (for Sector Erase), VA = Valid Address for reading status data (see "Write Operation Status"
- 2. S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} 3. S29PL129J There are two CE# (CE1#, CE2#). In the above waveform CE# = CE1# or CE2#





Figure 16. Chip/Sector Erase Operation Timings


Figure I7. Back-to-back Read/Write Cycle Timings





Note: VA = Valid address. Illustration shows first status cycle after command sequence, last status read cycle, and array data read cycle.


Figure 18. Data# Polling Timings (During Embedded Algorithms)



- 1. VA = Valid address; not required for DQ6. Illustration shows first two status cycle after command sequence, last status read cycle, and array data read cycle 2. S29PL129J - During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} 3. S29PL129J - There are two CE# (CE1#, CE2#). In the above waveform CE# = CE1# or CE2#

Figure 19. Toggle Bit Timings (During Embedded Algorithms)





Note: DQ2 toggles only when read at an address within an erase-suspended sector. The system may use OE# or CE# to toggle DQ2 and DQ6.

Figure 20. DQ2 vs. DQ6

Protect/Unprotect

Parameter JEDEC Std Description **All Speed Options** Unit V_{ID} Rise and Fall Time (See Note) Min 500 ns t_{VIDR} V_{HH} Rise and Fall Time (See Note) Min 250 ns t_{VHH} RESET# Setup Time for Temporary Min 4 μs t_{RSP} Sector Unprotect RESET# Hold Time from RY/BY# High Min 4 μs t_{RRB} for Temporary Sector Unprotect

Table 26. Temporary Sector Unprotect

Note: Not 100% tested.





Figure 21. Temporary Sector Unprotect Timing Diagram





- 1. For sector protect, A6=0, A1=1, A0=0. For sector unprotect, A6=1, A1=1, A0=0. 2. S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} 3. S29PL129J There are two CE# (CE1#, CE2#). In the above waveform CE# = CE1# or CE2#

Figure 22. Sector/Sector Block Protect and Unprotect Timing Diagram

Controlled Erase Operations


Table 27. Alternate CE# Controlled Erase and Program Operations

Paran	neter				Speed	Options		
JEDEC	Std	Description		55	60	65	70	Unit
t _{AVAV}	t _{WC}	Write Cycle Time (Note 1)	Min	55 60 65 70				ns
t _{AVWL}	t _{AS}	Address Setup Time	Min		()		ns
t _{ELAX}	t _{AH}	Address Hold Time	Min	30		35		ns
t _{DVEH}	t _{DS}	Data Setup Time	Min	25		30		ns
t _{EHDX}	t _{DH}	Data Hold Time	Min	0				ns
t _{GHEL}	t _{GHEL}	Read Recovery Time Before Write (OE# High to WE# Low)	Min	0			ns	
t _{WLEL}	t _{WS}	WE# Setup Time	Min		()		ns
t _{EHWH}	t _{WH}	WE# Hold Time	Min		()		ns
t _{ELEH}	t _{CP}	CE# (CE1# or CE#2 in PL129J) Pulse Width	Min	35		40		ns
t _{EHEL}	t _{CPH}	CE# (CE1# or CE#2 in PL129J) Pulse Width High	Min	20 25			ns	
t _{WHWH1}	t _{WHWH1}	Programming Operation (Note 2)	Тур	6			μs	
t _{WHWH1}	t _{WHWH1}	Accelerated Programming Operation (Note 2)	Тур	4			μs	
t _{WHWH2}	t _{WHWH2}	Sector Erase Operation (Note 2)	Тур		0	.5		sec

Notes:

- 1. Not 100% tested.
- 2. See the "Erase and Program Operation" section for more information.





- Figure indicates last two bus cycles of a program or erase operation.
- 3.
- PA = program address, SA = sector address, PD = program data.


 DQ7# is the complement of the data written to the device. D_{QUT} is the data written to the device S29PL129J During CE1# transitions, CE2# = V_{IH} ; During CE2# transitions, CE1# = V_{IH} S29PL129J There are two CE# (CE1#, CE2#). In the above waveform CE# = CE1# or CE2#

Figure 23. Alternate CE# Controlled Write (Erase/Program) Operation **Timings**

Table 28. CEI#/CE2# Timing (S29PLI29J only)

Parar	Parameter				
JEDEC	Std	Description	Description		Unit
	t _{CCR}	CE1#/CE2# Recover Time (Note)	Min	0	ns

Note: This parameter is defined for CE1#/CE2# recover time for read/read, program/read, and read/ program operations. Program/program operation are not allowed and only a single program operation is allowed at one time.



April 21, 2005 S7IPL-JB0_00_A0 **S7IPL-JB0 Based MCPs** 93



Table 29. Erase And Programming Performance

Parai	meter	Typ (Note I)	Max (Note 2)	Unit	Comments
Sector Erase Time		0.5	2	sec	
	PL127J/129J	135	216	sec	Excludes 00h programming
Chip Erase Time	PL064J	71	113.6	sec	prior to erasure (Note 4)
	PL032J	39	62.4	sec]
Word Program Time		6	100	μs	Excludes system level overhead (Note 5)
Accelerated Word Pr	ogram Time	4	60	μs	
	PL127J/129J	50.4	200	sec	
Chip Program Time (Note 3)	PL064J	25.2	50.4	sec	
	PL032J	12.6	25.2	sec	

- 1. Typical program and erase times assume the following conditions: 25° C, 3.0 V V_{CC} , 100,000 cycles. Additionally, programming typicals assume checkerboard pattern. All values are subject to change.
- 2. Under worst case conditions of 90° C, $V_{CC} = 2.7$ V, 1,000,000 cycles. All values are subject to change.
- 3. The typical chip programming time is considerably less than the maximum chip programming time listed, since most bytes program faster than the maximum program times listed.
- 4. In the pre-programming step of the Embedded Erase algorithm, all bytes are programmed to 00h before erasure.
- 5. System-level overhead is the time required to execute the two- or four-bus-cycle sequence for the program command. See Table 0.3 for further information on command definitions.
- 6. The device has a minimum erase and program cycle endurance of 100,000 cycles.

Type 2 pSRAM D-die 32Mbit (2M Word x 16-bit)



ADVANCE INFORMATION

Features

Process Technology: CMOSOrganization: 2M x16 bit

■ Power Supply Voltage: 2.7~3.1V

■ Three State Outputs

■ Compatible with Low Power SRAM

Support 4 page read modeInitial access time: 70 ns

Pin Description

Pin Name	Description	I/O
CS1#, CS2	Chip Select	I
OE#	Output Enable	I
WE#	Write Enable	I
LB#, UB#	Lower/Upper Byte Enable	I
A0-A20	Address Inputs	I
1/00-1/015	Data Inputs/Outputs	1/0
V _{CC} /V _{CCQ}	Power Supply	_
V _{SS} /V _{SSQ}	Ground	_
DNU	Do Not Use	_



Power Up Sequence

- 1. Apply power.
- 2. Maintain stable power (V $_{CC}$ min.=2.7V) for a minimum 200 μs with CS1#=high or CS2=low.

Timing Diagrams

Power Up




Figure 25. Power Up I (CSI# Controlled)

Notes:

1. After V_{CC} reaches $V_{CC}(Min.)$, wait 200 μs with CS1# high. Then the device gets into the normal operation.






Figure 26. Power Up 2 (CS2 Controlled)

1. After V_{CC} reaches V_{CC} (Min.), wait 200 μs with CS2 low. Then the device gets into the normal operation.

Functional Description

Mode	CSI#	CS2	OE#	WE#	LB#	UB#	I/O _{I-8}	I/O ₉₋₁₆	Power
Deselected	Н	Х	Х	Х	Х	Х	High-Z	High-Z	Standby
Deselected	Х	L	Х	Х	Х	Х	High-Z	High-Z	Standby
Deselected	Х	Х	Х	Х	Н	Н	High-Z	High-Z	Standby
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z	Active
Outputs Disabled	L	Н	Н	Н	Х	L	High-Z	High-Z	Active
Lower Byte Read	L	Н	L	Н	L	Н	D _{OUT}	High-Z	Active
Upper Byte Read	L	Н	L	Н	Н	L	High-Z	D _{OUT}	Active
Word Read	L	Н	L	Н	L	L	D _{OUT}	D _{OUT}	Active
Lower Byte Write	L	Н	Х	L	L	Н	D _{IN}	High-Z	Active
Upper Byte Write	L	Н	Х	L	Н	L	High-Z	D _{IN}	Active
Word Write	L	Н	Х	L	L	L	D _{IN}	D _{IN}	Active

Legend: X = Don't care (must be low or high state).



Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.2 to V _{CC} +0.3V	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC}	-0.2 to 3.6V	V
Power Dissipation	P _D	1.0	W
Operating Temperature	T _A	-40 to 85	°C
Storage Temperature	T _{STG}	-65 to 150	°C

Notes:

DC Recommended Operating Conditions

Symbol	Parameter	Min	Тур	Max	Unit
V_{CC}	Power Supply Voltage	2.7	2.9	3.1	
V_{SS}	Ground	0	0	0	W
V _{IH}	Input High Voltage	2.2	_	V _{CC} + 0.3 (Note 2)	v
V _{IL}	Input Low Voltage	-0.2 (Note 3)	_	0.6	

Notes:

- 1. TA=-40 to 85°C, unless otherwise specified.
- 2. Overshoot: $V_{CC}+1.0V$ in case of pulse width ≤ 20 ns.
- 3. Undershoot: -1.0V in case of pulse width ≤ 20ns.
- 4. Overshoot and undershoot are sampled, not 100% tested.

Capacitance

 $(Ta = 25^{\circ}C, f = I MHz)$

Symbol	Parameter	Test Condition	Min	Max	Unit	
C _{IN}	Input Capacitance	$V_{IN} = OV$	_	8	pF	
C _{IO}	Input/Output Capacitance	$V_{OUT} = OV$	_	10	pF	

Note: This parameter is sampled periodically and is not 100% tested.

^{1.} Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional operation should be restricted to be used under recommended operating condition. Exposure to absolute maximum rating conditions longer than one second may affect reliability.



DC and Operating Characteristics

Item	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Leakage Current	I _{LI}	$V_{IN}=V_{SS}$ to V_{CC}	-1	_	1	μΑ
$ \begin{array}{llllllllllllllllllllllllllllllllllll$		-1	_	1	μΑ	
Average operating	I _{CC1}	1 3 10 .	_	_	7	mA
current	I _{CC2}		_		35	mA
Output Low Voltage	V _{OL}	I _{OL} =2.1mA	_	_	0.4	V
Output High Voltage	V _{OH}	I _{OH} =-1.0mA	2.4	_	_	V
Standby Current (CMOS)	I _{SB1} (Note 1)	CS# \geq V _{CC} - 0.2V, ZZ# \geq V _{CC} - 0.2V, Other inputs = V _{SS} to V _{CC}	_	_	100	μΑ

Notes:

AC Operating Conditions

Test Conditions (Test Load and Test Input/Output Reference)

■ Input pulse level: 0.4 V to 2.2 V

■ Input rising and falling time: 5ns

■ Input and output reference voltage: 1.5V

■ Output load (See Figure 27): 50pF




Figure 27. Output Load

Note: Including scope and jig capacitance.

^{1.} Standby mode is supposed to be set up after at least one active operation after power up. I_{SB1} is measured after 60 ms from the time when standby mode is set up.



AC Characteristics

(Ta = -40°C to 85°C, $V_{CC} = 2.7$ to 3.1 V)

			Speed B	ins		
Symbol			70ns	70ns		
		Parameter	Min	Max	Unit	
	t _{RC}	Read Cycle Time	70	_	ns	
	t _{AA}	Address Access Time	_	70	ns	
	t _{CO}	Chip Select to Output	_	70	ns	
	t _{OE}	Output Enable to Valid Output	_	35	ns	
	t _{BA}	UB#, LB# Access Time	_	70	ns	
	t _{LZ}	Chip Select to Low-Z Output	10	_	ns	
ad	t_{BLZ}	UB#, LB# Enable to Low-Z Output	10	_	ns	
Read	t _{OLZ}	Output Enable to Low-Z Output	5	_	ns	
	t_{HZ}	Chip Disable to High-Z Output	0	25	ns	
	t _{BHZ}	UB#, LB# Disable to High-Z Output	0	25	ns	
	t _{OHZ}	Output Disable to High-Z Output	0	25	ns	
	t _{OH}	Output Hold from Address Change	3	_	ns	
	t _{PC}	Page Cycle Time	25	_	ns	
	t _{PA}	Page Access Time	_	20	ns	
	t _{WC}	Write Cycle Time	70	_	ns	
	t _{CW}	Chip Select to End of Write	60	_	ns	
	t _{AS}	Address Set-up Time	0	_	ns	
	t _{AW}	Address Valid to End of Write	60	_	ns	
	t _{BW}	UB#, LB# Valid to End of Write	60	_	ns	
Write	t _{WP}	Write Pulse Width	55 (Note 1)		ns	
	t_{WR}	Write Recovery Time	0	_	ns	
	t_{WHZ}	Write to Output High-Z	0	25	ns	
	t_{DW}	Data to Write Time Overlap	30	_	ns	
	t_{DH}	Data Hold from Write Time	0	_	ns	
	t _{OW}	End Write to Output Low-Z	5	_	ns	

Notes:

1. t_{WP} (min)=70 ns for continuous write operation over 50 times.



Timing Diagrams

Read Timings




Figure 28. Timing Waveform of Read Cycle(I)

Notes:

1. Address Controlled, $CS1\#=OE\#=V_{IL}$, $WE\#=V_{IH}$, UB# and/or $LB\#=V_{IL}$.




Figure 29. Timing Waveform of Read Cycle(2)

Notes:

1. WE#=V_{IH}.







Figure 30. Timing Waveform of Page Cycle (Page Mode Only)

- 1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, $t_{HZ}(Max.)$ is less than $t_{LZ}(Min.)$ both for a given device and from device to device interconnection.
- 3. $t_{OE}(max)$ is met only when OE# becomes enabled after $t_{AA}(max)$.
- 4. If invalid address signals shorter than min. t_{RC} are continuously repeated for over 4 μ s, the device needs a normal read timing (t_{RC}) or needs to sustain standby state for min. t_{RC} at least once in every 4µs.

Write Timings








Figure 32. Write Cycle #2 (CSI# Controlled)




Figure 33. Timing Waveform of Write Cycle(3) (CS2 Controlled)






Figure 34. Timing Waveform of Write Cycle(4) (UB#, LB# Controlled)

- 1. A write occurs during the overlap (t_{WP}) of low CS1# and low WE#. A write begins when CS1# goes low and WE# goes low with asserting UB# or LB# for single byte operation or simultaneously asserting UB# and LB# for double byte operation. A write ends at the earliest transition when CS1# goes high and WE# goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the CS1# going low to the end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end of write to the address change. t_{WR} is applied in case a write ends with CS1# or WE# going high.



Revision Summary

Revision A (April 21, 2005)

Initial release.

Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (I) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion LLC product under development by Spansion LLC. Spansion LLC reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion LLC assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright ©2005 Spansion LLC. All rights reserved. Spansion, the Spansion logo, and MirrorBit are trademarks of Spansion LLC. Other company and product names used in this publication are for identification purposes only and may be trademarks of their respective companies.