

Low Voltage, Dual SPDT Analog Switch with Charge Pump

DESCRIPTION

The DG2616, DG2617, DG2618 are monolithic CMOS analog switching products designed for high performance switching of analog signals. Combining low power, high speed, low on-resistance and small physical size, the DG2616, DG2617, DG2618 are ideal for portable and battery powered applications.

The DG2616, DG2617, DG2618 have built-in charge-pump circuitry which lowers the minimum supply voltage to + 1.5 V while maintaining low on-resistance. The Control circuitry allows the DG2616, DG2617, DG2618 to operate in different configurations.

Built on Vishay Siliconix's low voltage process, the DG2616, DG2617, DG2618 has an epitaxial layer that prevents latch-up. Break-before-make is guaranteed.

The DG2616, DG2617, DG2618 are manufactured in space saving DFN-10 (3.0 x 3.0 mm). And as a committed partner to the community and the environment, Vishay Siliconix manufactures this product with lead (Pb)-free device terminations and is 100 % RoHS compliant.

FEATURES

- Low voltage operation (1.5 V to 3.6 V)
- Low on-resistance - R_{ON} : 4.2 Ω typ. at 2.7 V
- Fast switching: $t_{ON} = 39$ ns
 $t_{OFF} = 8$ ns
- DFN-10 package



RoHS
COMPLIANT

BENEFITS

- Reduced power consumption
- High accuracy
- Reduce board space
- TTL/1.8 V logic compatible
- High bandwidth

APPLICATIONS

- Cellular phones
- Audio and video signal routing
- PCMCIA cards
- Battery operated systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION

TRUTH TABLE DG2616

Logic	NC1, 2	NO1, 2
0	ON	OFF
1	OFF	ON

TRUTH TABLE DG2618



SHDN/ \overline{EN} Logic	IN Logic	NC1, 2	NO1, 2	Charge Pump
0	0	ON	OFF	ON
0	1	OFF	ON	ON
1	x	OFF	OFF	OFF

TRUTH TABLE DG2617

SHDN/ \overline{EN} Logic	IN Logic	NC1, 2	NO1, 2	Charge Pump
0	0	ON	OFF	ON
0	1	OFF	ON	ON
1	0	ON	OFF	OFF
1	1	OFF	ON	OFF

ORDERING INFORMATION

Temp. Range	Package	Part Number
- 40 °C to 85 °C	DFN-10	DG2616DN-T1-E4
		DG2617DN-T1-E4
		DG2618DN-T1-E4



ABSOLUTE MAXIMUM RATINGS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted			
Parameter		Limit	Unit
Reference to GND	V+	- 0.3 to 6.0	V
	IN, COM, NC, NO ^a	- 0.3 to (V+ + 0.3)	
Current (Any terminal except NO, NC or COM)		30	mA
Continuous Current (NO, NC, or COM)		± 150	
Peak Current (Pulsed at 1 ms, 10 % Duty Cycle)		± 300	
Storage Temperature (D-Suffix)		- 65 to 150	$^\circ\text{C}$
Package Solder Reflow Conditions ^d			
Power Dissipation (Packages) ^b	DFN-10 ^c	1191	mW

Notes:

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC board.
- c. Derate 14.9 mW/ $^\circ\text{C}$ above 70 $^\circ\text{C}$
- d. Manual soldering with iron is not recommended for leadless components. The DFN-10 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

SPECIFICATIONS $V_+ = 3\text{ V}$							
Parameter	Symbol	Test Conditions Otherwise Unless Specified $V_+ = 3\text{ V}, \pm 10\%, V_{IN} = 0.5\text{ or }1.4\text{ V}^e$	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Analog Switch							
Analog Signal Range ^d	V_{NO}, V_{NC}, V_{COM}		Full	0		V_+	V
On-Resistance	R_{ON}	$V_+ = 1.5\text{ V}, V_{COM} = 1.5\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Room		5.3	7.0	Ω
		$V_+ = 2.7\text{ V}, V_{COM} = 1.5\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Full		8.0		
		$V_+ = 2.7\text{ V}, V_{COM} = 2.7\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Room		4.2	7.0	
			Full		4.7	8.0	
		$V_+ = 3.6\text{ V}, V_{COM} = 3.6\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Room		5.5	7.0	
		Full		8.0			
R_{ON} Flatness ^d	R_{ON} Flatness	$V_+ = 2.7\text{ V}, V_{COM} = 1.5\text{ V}, 2.7\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Room		0.6	2.0	
R_{ON} Match ^d	ΔR_{ON}		Room		0.1		
On Resistance (Shutdown)	R_{SHDN}	$V_+ = 3.6\text{ V}, V_{COM} = 1.7\text{ V}, I_{NO}, I_{NC} = 10\text{ mA}$	Room		15	20	
			Full			21	
Switch Off Leakage Current	$I_{NO(off)}, I_{NC(off)}$	$V_+ = 3.6\text{ V}, V_{NO}, V_{NC} = 0.3\text{ V}/3.3\text{ V}, V_{COM} = 3.3\text{ V}/0.3\text{ V}$	Room	- 2		2	nA
			Full	- 10		10	
	$I_{COM(off)}$		Room	- 2		2	
			Full	- 10		10	
Channel-On Leakage Current	$I_{COM(on)}$	$V_+ = 3.6\text{ V}, V_{NO}, V_{NC} = V_{COM} = 0.3\text{ V}/3.3\text{ V}$	Room	- 2		2	
			Full	- 10		10	
Digital Control							
Input High Voltage	V_{INH}	$V_+ = 1.5\text{ V}$	Full	1.0			V
		$V_+ = 2.7\text{ V to }3.6\text{ V}$		1.4			
Input Low Voltage	V_{INL}	$V_+ = 1.5\text{ V}$				0.4	
		$V_+ = 2.7\text{ V to }3.6\text{ V}$				0.5	
Input Capacitance	C_{in}		Full		3.2		pF
Input Current	I_{INL} or I_{INH}	$V_{IN} = 0$ or V_+	Full	- 1		1	μA
Dynamic Characteristics							
Turn-On Time	t_{ON}	$V_+ = 2.7$ or $3.6\text{ V}, V_{NO}$ or $V_{NC} = 1.5\text{ V}, R_L = 50\ \Omega, C_L = 35\text{ pF}$	Room		39	69	ns
			Full			76	
Turn-Off Time	t_{OFF}		Room		9	39	
			Full		41		
Break-Before-Make Time	t_d		Full	1			
Charge Injection ^d	Q_{INJ}	$C_L = 1\text{ nF}, V_{GEN} = 0\text{ V}, R_{GEN} = 0\ \Omega$	Room		7		pC
Off-Isolation ^d	OIRR	$R_L = 50\ \Omega, C_L = 5\text{ pF}, f = 1\text{ MHz}$	Room		- 77		dB
		$R_L = 50\ \Omega, C_L = 5\text{ pF}, f = 100\text{ MHz}$			- 32		
Crosstalk ^{d, f}	X_{TALK}	$R_L = 50\ \Omega, C_L = 5\text{ pF}, f = 1\text{ MHz}$			- 80		
		$R_L = 50\ \Omega, C_L = 5\text{ pF}, f = 100\text{ MHz}$			- 32		
N_O, N_C Off Capacitance ^d	$C_{NO(off)}$	$f = 1\text{ MHz}$	Room		9		pF
	$C_{NC(off)}$		Room		7		
Channel-On Capacitance ^d	$C_{NO(on)}$		Room		21		
	$C_{NC(on)}$		Room		19		

Vishay Siliconix







SPECIFICATIONS $V_+ = 3\text{ V}$							
Parameter	Symbol	Test Conditions Otherwise Unless Specified $V_+ = 3\text{ V}, \pm 10\%, V_{IN} = 0.5\text{ or }1.4\text{ V}^e$	Temp. ^a	Limits - 40 °C to 85 °C			Unit
				Min. ^b	Typ. ^c	Max. ^b	
Power Supply							
Power Supply Range	V_+			1.5		3.6	V
Power Supply Current	I_+	$V_+ = 3.6\text{ V}, V_{IN} = 0\text{ or }V_+, \text{SHDN}/\overline{\text{EN}} = 0\text{ V}$	Full		104	300	μA
		$V_+ = 3.6\text{ V}, V_{IN} = 0\text{ or }V_+, \text{SHDN}/\overline{\text{EN}} = V_+$			0.1	2	

Notes:

- Room = 25 °C, Full = as determined by the operating suffix.
- The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- Typical values are for design aid only, not guaranteed nor subject to production testing.
- Guarantee by design, not subjected to production test.
- V_{IN} = input voltage to perform proper function.
- Crosstalk measured between channels.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted




Vishay Siliconix


TYPICAL CHARACTERISTICS $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted




Switching Time vs. Temperature



Insertion Loss, Off-Isolation Crosstalk vs. Frequency




Switching Threshold vs. Supply Voltage




Charge Injection vs. Analog Voltage

TEST CIRCUITS




C_L (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On
Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time



C_L (includes fixture and stray capacitance)






Figure 2. Break-Before-Make Interval



IN depends on switch configuration: input polarity determined by sense of switch.

Figure 3. Charge Injection

Vishay Siliconix

TEST CIRCUITS




Figure 4. Off-Isolation




Figure 5. Channel Off/On Capacitance

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?74411>.

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.