FOUR AND FIVE-CHANNEL DIGITAL ISOLATORS

Features

- High-speed operation
 - DC to 150 Mbps
 - 15 µs startup time
- Wide Operating Supply Voltage: 2.6–5.5 V
- Ultra low power (typical) 5 V Operation:
 - <1.6 mA/channel at 1 Mbps
 - <6 mA/channel at 100 Mbps
 2.70 V Operation:
 - <1.4 mA/channel at 1 Mbps
 - <4 mA/channel at 100 Mbps
- 100-year life at rated working voltage ■
- High electromagnetic immunity

- Precise timing (typical)
 - 10 ns propagation delay max
 - 1.5 ns pulse width distortion
 - 0.5 ns channel-channel skew
 - 2 ns propagation delay skew
 - 5 ns minimum pulse width
 - DC correct
- Up to 2500 V_{RMS} isolation
- Transient Immunity: 25 kV/µs
- Tri-state outputs with ENABLE control
- No start-up initialization required
- Wide temperature range:
- -40 to 125 °C at 150 Mbps
- RoHS-compliant packages
 - QSOP-16

Applications

- Industrial automation systems
- Hybrid electric vehicles
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters


Safety Regulatory Approvals (Pending)


- UL 1577 recognized
 - 2500 V_{RMS} for 1 minute
- CSA component notice 5A approval
 - IEC 60950, 61010 reinforced insulation
- VDE certification conformity
 - IEC 60747-5-2 (VDE0884 Part 2)

Description

Silicon Lab's family of ultra low power digital isolators are CMOS devices that employ an RF coupler to transmit digital information across an isolation barrier. Very high speed operation at low power levels is achieved. These devices are available in QSOP packages. Two speed grade options (1 and 150 Mbps) are available and achieve worst-case propagation delays of less than 10 ns.

Block Diagram





Patents pending



TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Typical Performance Characteristics	17
3. Application Information	
3.1. Theory of Operation	18
3.2. Eye Diagram	19
3.3. Layout Recommendations	
4. Pin Descriptions	22
5. Ordering Guide	23
6. Package Outline: 16-Pin QSOP	24
7. Landing Pattern: 16-Pin QSOP	26
8. Top Marking: 16-Pin QSOP	27
Contact Information	28



1. Electrical Specifications

Table 1. Electrical Characteristics

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	Ioh = -4 mA	V _{DD1} ,V _{DD2} – 0.4	4.8	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μΑ
Output Impedance ¹	Z _O		_	85	_	Ω
Enable Input High Current	I _{ENH}	$V_{ENx} = V_{IH}$	_	2.0	_	μA
Enable Input Low Current	I _{ENL}	$V_{ENx} = V_{IL}$	_	2.0	_	μA
	DC Supply	Current (All inputs	0 V or at Supply)		<u> </u>	1
Si8455Bx						
V_{DD1}		All inputs 0 DC	_	1.6	2.4	
V_{DD2}		All inputs 0 DC	_	2.9	4.4	mΑ
V_{DD1}		All inputs 1 DC	_	7.0	10.5	
V_{DD2}		All inputs 1 DC	_	3.1	4.7	
Si8442Bx						
V_{DD1}		All inputs 0 DC	_	2.3	3.5	
V_{DD2}		All inputs 0 DC	_	2.3	3.5	mΑ
V_{DD1}		All inputs 1 DC	_	4.5	6.8	
V_{DD2}		All inputs 1 DC	_	4.5	6.8	
	urrent (All ir	nputs = 500 kHz squa	are wave, CI = 15 pl	on all out	puts)	1
Si8455Bx						
V _{DD1}			_	4.3	6.5	mΑ
V_{DD2}			_	3.5	5.3	
Si8442Bx						
V_{DD1}			_	3.6	5.4	mΑ
V_{DD2}			_	3.6	5.4	
	Current (All	inputs = 5 MHz squa	are wave, CI = 15 pF	on all out	outs)	
Si8455Bx						
V_{DD1}			_	4.3	6.5	mΑ
V_{DD2}			_	4.8	6.7	
Si8442Bx						
V_{DD1}			_	4.2	5.9	mA
V_{DD2}			_	4.2	5.9	
Notes:	I		1		l .	1

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 1. Electrical Characteristics (Continued)

 $(V_{DD1} = 5 V \pm 10\%, V_{DD2} = 5 V \pm 10\%, T_A = -40 \text{ to } 125 \text{ °C})$

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit				
100 Mbps Supply	100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)									
Si8455Bx										
V_{DD1}		1	- !	4.6	6.9	mA				
V _{DD2}	!			24	30					
Si8442Bx			!	11.8	14.8	mA				
$V_{ m DD1} \ V_{ m DD2}$				11.8	14.8	ША				
- 002		Timing Characteris	stics							
Si845xAx, Si8442Bx										
Maximum Data Rate	T		0	<u> </u>	1.0	Mbps				
Minimum Pulse Width	+	 		<u> </u>	250	ns				
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2		-	35	ns				
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2			25	ns				
Propagation Delay Skew ²	t _{PSK(P-P)}				40	ns				
Channel-Channel Skew	t _{PSK}			一	35	ns				
Si845xBx, Si8442Bx	_									
Maximum Data Rate			0		150	Mbps				
Minimum Pulse Width					6.0	ns				
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	3.0	6.0	9.5	ns				
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2		1.5	2.5	ns				
Propagation Delay Skew ²	t _{PSK(P-P)}		<u> </u>	2.0	3.0	ns				
Channel-Channel Skew	t _{PSK}			0.5	1.8	ns				
All Models	_									
Output Rise Time	t _r	C _L = 15 pF See Figure 2	_	3.8	5.0	ns				
Output Fall Time	t _f	C _L = 15 pF See Figure 2	_	2.8	3.7	ns				
Common Mode Transient Immunity	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/μs				
Enable to Data Valid	t _{en1}	See Figure 1	_	5.0	8.0	ns				
Enable to Data Tri-State	t _{en2}	See Figure 1	<u> </u>	7.0	9.2	ns				
Start-up Time ³	t _{SU}		_	15	40	μs				
Notes	30									

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.






Figure 1. ENABLE Timing Diagram




Figure 2. Propagation Delay Timing



Table 2. Electrical Characteristics

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \,^{\circ}\text{C}$; applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = –4 mA	$V_{DD1}, V_{DD2} - 0.4$	3.1	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance ¹	Z _O		_	85	_	Ω
Enable Input High Current	I _{ENH}	$V_{ENx} = V_{IH}$	_	2.0	_	μΑ
Enable Input Low Current	I _{ENL}	$V_{ENx} = V_{IL}$	_	2.0	_	μA
DC	Supply Cu	urrent (All inputs 0	V or at supply)		<u>I</u>	1
Si8455Bx						
V_{DD1}		All inputs 0 dc	_	1.6	2.4	
V_{DD2}		All inputs 0 dc	_	2.9	4.4	mA
V_{DD1}		All inputs 1 dc	_	7.0	10.5	
V_{DD2}		All inputs 1 dc	_	3.1	4.7	
Si8442Bx						
V_{DD1}		All inputs 0 dc	_	2.3	3.5	
V_{DD2}		All inputs 0 dc	_	2.3	3.5	mΑ
V_{DD1}		All inputs 1 dc	_	4.5	6.8	
V_{DD2}		All inputs 1 dc	_	4.5	6.8	
1 Mbps Supply Curre	ent (All inpu	ts = 500 kHz squar	e wave, CI = 15 pF	on all out	outs)	1
Si8455Bx						
V_{DD1}			_	4.3	6.5	mΑ
V_{DD2}			_	3.5	5.3	
Si8442Bx						
V_{DD1}			_	3.6	5.4	mA
V_{DD2}			_	3.6	5.4	
10 Mbps Supply Cur	rent (All inp	outs = 5 MHz square	e wave, CI = 15 pF	on all outp	outs)	'
Si8455Bx						
V_{DD1}			_	4.3	6.5	mΑ
V_{DD2}			_	4.8	6.7	
Si8442Bx						
V_{DD1}			_	4.2	5.9	mA
V_{DD2}			_	4.2	5.9	
Notes:						•

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 2. Electrical Characteristics (Continued)

 $(V_{DD1} = 3.3 \text{ V} \pm 10\%, V_{DD2} = 3.3 \text{ V} \pm 10\%, T_A = -40 \text{ to } 125 \,^{\circ}\text{C};$ applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply Co	urrent (All inp	uts = 50 MHz squa	re wave, CI = 15 p	F on all ou	tputs)	
Si8455Bx						
$V_{\rm DD1}$			_	4.4	6.6	mA
V _{DD2}			_	16.8	21	
Si8442Bx				8.6	10.8	mA
$V_{DD1} \ V_{DD2}$			_	8.6	10.8	IIIA
- 502	 Tir	l ning Characteristi	cs	0.0	1	
Si845xBx, Si8442Bx						
Maximum Data Rate			0	_	1.0	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t _{PHL} ,t _{PLH}	See Figure 2	_	_	35	ns
Pulse Width Distortion	PWD	See Figure 2	_	_	25	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si845xBx, Si8442Bx					I.	l
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2	_	1.5	2.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		_	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		_	0.5	1.8	ns
All Models	'					1
Output Rise Time	t _r	C _L = 15 pF See Figure 2	_	4.3	6.1	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	_	3.0	4.3	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/µs
Enable to Data Valid	t _{en1}	See Figure 1	_	5.0	8.0	ns
Enable to Data Tri-State	t _{en2}	See Figure 1	_	7.0	9.2	ns
Start-up Time ³	t _{SU}		_	15	40	μs
Notes:	I	<u> </u>		I	1	1

Notes:

- 1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 3. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics¹

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \,^{\circ}\text{C};$ applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
High Level Input Voltage	V _{IH}		2.0	_	_	V
Low Level Input Voltage	V _{IL}		_	_	0.8	V
High Level Output Voltage	V _{OH}	loh = −4 mA	$V_{DD1}, V_{DD2} - 0.4$	2.3	_	V
Low Level Output Voltage	V _{OL}	lol = 4 mA	_	0.2	0.4	V
Input Leakage Current	ΙL		_	_	±10	μA
Output Impedance ²	Z _O		_	85	_	Ω
Enable Input High Current	I _{ENH}	$V_{ENx} = V_{IH}$	_	2.0	_	μA
Enable Input Low Current	I _{ENL}	$V_{ENx} = V_{IL}$	_	2.0	_	μA
С	C Supply C	urrent (All inputs 0	V or at supply)		I.	
Si8455Bx						
V_{DD1}		All inputs 0 DC	_	1.6	2.4	
V_{DD2}		All inputs 0 DC	_	2.9	4.4	mA
V_{DD1}		All inputs 1 DC	_	7.0	10.5	
V_{DD2}		All inputs 1 DC	_	3.1	4.7	
Si8442Bx						
V_{DD1}		All inputs 0 DC	_	2.3	3.5	
V_{DD2}		All inputs 0 DC	_	2.3	3.5	mA
V_{DD1}		All inputs 1 DC	_	4.5	6.8	
V_{DD2}		All inputs 1 DC	_	4.5	6.8	
1 Mbps Supply Cur	rent (All inp	uts = 500 kHz square	e wave, CI = 15 pF	on all outp	outs)	
Si8455Bx						
V_{DD1}			_	4.3	6.5	mA
V_{DD2}			_	3.5	5.3	
Si8442Bx						
V_{DD1}			_	3.6	5.4	mΑ
V_{DD2}			_	3.6	5.4	
10 Mbps Supply Cu	irrent (All in	puts = 5 MHz square	wave, CI = 15 pF	on all outp	uts)	
Si8455Bx						
V_{DD1}			_	4.3	6.5	mA
V_{DD2}			_	4.8	6.7	
Si8442Bx						
V_{DD1}			_	4.2	5.9	mA
V_{DD2}			_	4.2	5.9	
AL. 4	1	ı	1		1	1

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- **3.** t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.



Table 3. Electrical Characteristics¹ (Continued)

 $(V_{DD1} = 2.70 \text{ V}, V_{DD2} = 2.70 \text{ V}, T_A = -40 \text{ to } 125 \,^{\circ}\text{C};$ applies to narrow and wide-body SOIC packages)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
100 Mbps Supply C	urrent (All in	puts = 50 MHz squa	re wave, CI = 15 p	F on all ou	tputs)	
Si8455Bx						
V_{DD1}			_	4.3	6.5	mA
V_{DD2}			_	13.3	16.6	
Si8442Bx				7.0		
V_{DD1} V_{DD2}			_	7.2 7.2	9.0 9.0	mA
VDD2	Ti	iming Characteristi		1.4	3.0	
Si845xBx, Si8442Bx		Illing Characteristi				
Maximum Data Rate	1		0	<u> </u>	1 10	Mhna
			U	_	1.0	Mbps
Minimum Pulse Width			_	_	250	ns
Propagation Delay	t _{PHL} ,t _{PLH}	See Figure 2	_		35	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 2	_	_	25	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		_	_	40	ns
Channel-Channel Skew	t _{PSK}		_	_	35	ns
Si845xBx, Si8442Bx	- 1				•	· ·
Maximum Data Rate			0	_	150	Mbps
Minimum Pulse Width			_	_	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2	_	1.5	2.5	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		_	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		_	0.5	1.8	ns
All Models				l		
Output Rise Time	t _r	C _L = 15 pF See Figure 2	_	4.8	6.5	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	_	3.2	4.6	ns
Common Mode Transient Immunity at Logic Low Output	CMTI	$V_I = V_{DD}$ or 0 V	_	25	_	kV/μs
Enable to Data Valid	t _{en1}	See Figure 1	_	5.0	8.0	ns
Enable to Data Tri-State	t _{en2}	See Figure 1	_	7.0	9.2	ns
Start-up Time ⁴	t _{SU}		_	15	40	μs
Notes:	1	L	1	1	1	1

Notes:

- 1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to $T_A = 0$ to 85 °C.
- 2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.
- 3. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.
- 4. Start-up time is the time period from the application of power to valid data at the output.

Table 4. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Тур	Max	Unit
Storage Temperature ²	T _{STG}	-65	_	150	٥C
Ambient Temperature Under Bias	T _A	-40	_	125	°C
Supply Voltage	V_{DD1}, V_{DD2}	-0.5	_	6.0	V
Input Voltage	V _I	-0.5	_	V _{DD} + 0.5	V
Output Voltage	Vo	-0.5	_	V _{DD} + 0.5	V
Output Current Drive Channel	I _O	_	_	10	mA
Lead Solder Temperature (10 s)		_	_	260	°C
Maximum Isolation (Input to Output) (1 sec) QSOP-16		_	_	3600	V _{RMS}

Notes:

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
- 2. VDE certifies storage temperature from -40 to 150 °C.

Table 5. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Ambient Operating Temperature*	T _A	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V _{DD1}		2.70	_	5.5	V
	V _{DD2}		2.70	_	5.5	V

*Note: The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Table 6. Regulatory Information*

CSA

The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.

61010: 300 V_{RMS} reinforced insulation working voltage; 600 V_{RMS} basic insulation working voltage.

60950: 130 V_{RMS} reinforced insulation working voltage; 600 V_{RMS} basic insulation working voltage.

VDE

The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.

Rated up to 560 Vpeak for basic insulation working voltage.

UL

The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.

Rated up to 2500 V_{RMS} isolation voltage for basic insulation.

*Note: Pending. Regulatory Certifications apply to 2.5 kV_{RMS} rated devices which are production tested to 3.0 kV_{RMS} for 1 sec. For more information, see "5. Ordering Guide" on page 23.



Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
rarameter	Syllibol	rest Condition	QSOP-16	Offic
Nominal Air Gap (Clearance)	L(IO1)		3.6	mm
Nominal External Tracking (Creepage)	L(IO2)		3.6	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC 60112	600	V _{RMS}
Erosion Depth	ED		0.031	mm
Resistance (Input-Output) ¹	R _{IO}		10 ¹²	Ω
Capacitance (Input-Output) ¹	C _{IO}	f = 1 MHz	2.0	pF
Input Capacitance ²	C _I		4.0	pF

Notes:

- 1. To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals.
- 2. Measured from input pin to ground.

Table 8. IEC 60664-1 (VDE 0884 Part 2) Ratings

Parameter	Test Conditions	Specification
Basic isolation group	Material Group	I
	Rated Mains Voltages ≤ 150 V _{RMS}	I-IV
Installation Classification	Rated Mains Voltages ≤ 300 V _{RMS}	1-111
	Rated Mains Voltages ≤ 600 V _{RMS}	I-II



Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V _{IORM}		560	Vpeak
Input to Output Test Voltage		Method b1 (V _{IORM} x 1.875 = V _{PR} , 100% Production Test, t _m = 1 sec, Partial Discharge < 5 pC)	1050	
Highest Allowable Overvoltage (Transient Overvoltage, t _{TR} = 60 sec)	V _{TR}		4000	Vpeak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T _S , V _{IO} = 500 V	R _S		>10 ⁹	Ω

*Note: This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.

Table 10. IEC Safety Limiting Values¹

					Max		
Parameter	Symbol	Test Condition	Min	Тур	Si844x QSOP-16	Si845x QSOP-16	Unit
Case Temperature	T _S			_	150	150	°C
Safety input, output, or supply current	I _S	θ _{JA} = 105 °C/W (QSOP-16), V _I = 5.5 V, T _J = 150 °C, T _A = 25 °C	_	_	210	215	mA
Device Power Dissipation ²	P _D		_	_	275	415	mW

Notes:

- 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 3 and Figure 4.
- 2. The Si84xx is tested with VDD1 = VDD2 = 5.5 V, TJ = 150 °C, CL = 15 pF, input a 150 Mbps 50% duty cycle square wave.



Table 11. Thermal Characteristics

Parameter	Symbol	Si84xx QSOP-16	Unit
IC Junction-to-Air Thermal Resistance	θ_{JA}	105	°C/W




Figure 3. (Si844x, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2




Figure 4. (Si845x, QSOP-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

Table 12. Si84xx Logic Operation Table

V _I Input ^{1,2}	EN Input ^{1,2,3}	VDDI State ^{1,4,5}	VDDO State ^{1,4,5}	V _O Output ^{1,2}	Comments
Н	H or NC	Р	Р	Н	Enabled, normal operation.
L	H or NC	Р	Р	L	
Х	L	Р	Р	Hi-Z ⁶	Disabled.
Х	H or NC	UP	Р	L	Upon transition of VDDI from unpowered to powered, $V_{\rm O}$ returns to the same state as $V_{\rm I}$ in less than 1 μ s.
Х	L	UP	Р	Hi-Z ⁶	Disabled.
Х	Х	Р	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V_O returns to the same state as V_I within 1 μ s, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, V_O returns to Hi-Z within 1 μ s if EN is L.

Notes:

- VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals. EN
 is the enable control input located on the same output side.
- 2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
- **3.** It is recommended that the enable inputs be connected to an external logic high or low level when the Si84xx is operating in noisy environments.
- **4.** "Powered" state (P) is defined as 2.70 V < VDD < 5.5 V.
- **5.** "Unpowered" state (UP) is defined as VDD = 0 V.
- **6.** When using the enable pin (EN) function, the output pin state goes into a high-impedance state when the EN pin is disabled (EN = 0).



Table 13. Enable Input Truth Table¹

P/N	EN1 ^{1,2}	EN2 ^{1,2}	Operation
Si8442	Н	Х	Outputs A3 and A4 are enabled and follow input state.
	L	Х	Outputs A3 and A4 are disabled and Logic Low or in high impedance state. ³
	Х	Н	Outputs B1 and B2 are enabled and follow input state.
	Х	L	Outputs B1 and B2 are disabled and Logic Low or in high impedance state. ³
Si8455	_	_	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.

Notes:

- 1. Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are internally pulled-up to local VDD by a 3 µA current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is operating in a noisy environment.
- **2.** X = not applicable; H = Logic High; L = Logic Low.
- 3. When using the enable pin (EN) function, the output pin state goes into a high-impedance state when the EN pin is disabled (EN = 0).



2. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 1, 2, and 3 for actual specification limits.




Figure 5. Si8455 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation




Figure 8. Propagation Delay vs. Temperature




Figure 6. Si8442 Typical V_{DD1} or V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 9. Time-Dependent Breakdown
Dielectric Breakdown




Figure 7. Si8455 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 10. Electromagnetic Immunity



3. Application Information

3.1. Theory of Operation

The operation of an Si84xx channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si84xx channel is shown in Figure 11.




Figure 11. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 12 for more details.




Figure 12. Modulation Scheme



3.2. Eye Diagram

Figure 13 illustrates an eye-diagram taken on an Si8455. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8455 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 13. Eye Diagram



3.3. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with $>30 \text{ V}_{AC}$) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with $<30 \text{ V}_{AC}$) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 11 and Table 7 on page 12 detail the working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010, 60950, 60601, etc.) requirements before starting any design that uses a digital isolator.

3.3.1. Supply Bypass

The Si84xx requires a 1 μ F bypass capacitor between V_{DD1} and GND1 and V_{DD2} and GND2. The capacitor should be placed as close as possible to the package. To enhance the robustness of a design, it is further recommended that the user include 100 Ω resistors in series with the inputs and outputs if the supply or system is excessively noisy.

3.3.2. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately 85 Ω , \pm 40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.



3.3.3. RF Radiated Emissions

The Si84xx family uses a RF carrier frequency of approximately 700 MHz. This results in a small amount of radiated emissions at this frequency and its harmonics. The radiation is not from the IC chip but due to a small amount of RF energy driving the isolated ground planes which can act as a dipole antenna.

The unshielded Si84xx evaluation board passes FCC Class B (Part 15) requirements. Table 14 shows measured emissions compared to FCC requirements. Note that the data reflects worst-case conditions where all inputs are tied to logic 1 and the RF transmitters are fully active.

Radiated emissions can be reduced if the circuit board is enclosed in a shielded enclosure or if the PCB is a less efficient antenna.

Frequency (MHz)	Measured (dBµV/m)	FCC Spec (dBµV/m)	Compared to Spec (dB)
712	29	37	-8
1424	39	54	-15
2136	42	54	-12
2848	43	54	-11
4272	44	54	-10
4984	44	54	-10
5696	44	54	-10

Table 14. Radiated Emissions

3.3.4. RF, Magnetic, and Common Mode Transient Immunity

The Si84xx families have very high common mode transient immunity while transmitting data. This is typically measured by applying a square pulse with very fast rise/fall times between the isolated grounds. Measurements show no failures at 25 kV/µs (typical). During a high surge event, the output may glitch low for up to 20–30 ns, but the output corrects immediately after the surge event.

The Si84xx families pass the industrial requirements of CISPR24 for RF immunity of 10 V/m using an unshielded evaluation board. As shown in Figure 14, the isolated ground planes form a parasitic dipole antenna. The PCB should be laid-out to not act as an efficient antenna for the RF frequency of interest. RF susceptibility is also significantly reduced when the end system is housed in a metal enclosure, or otherwise shielded.

The Si84xx digital isolator can be used in close proximity to large motors and various other magnetic-field producing equipment. In theory, data transmission errors can occur if the magnetic field is too large and the field is too close to the isolator. However, in actual use, the Si84xx devices provide extremely high immunity to external magnetic fields and have been independently evaluated to withstand magnetic fields of at least 1000 A/m according to the IEC 61000-4-8 and IEC 61000-4-9 specifications.





Figure 14. Dipole Antenna



4. Pin Descriptions



Name	SOIC-16 Pin#	Туре	Description (Si8442)	Description (Si8455)
V _{DD1}	1	Supply	Side 1 power supply	Side 1 power supply
GND1	2	Ground	Side 1 ground	Side 1 ground
A1	3	Digital Input	Side 1 digital input	Side 1 digital input
A2	4	Digital Input	Side 1 digital input	Side 1 digital input
A3	5	Digital I/O	Side 1 digital output	Side 1 digital input
A4	6	Digital I/O	Side 1 digital output	Side 1 digital input
A5/EN1	7	Digital Input	Side 1 active high enable	Side 1 digital input
GND1	8	Ground	Side 1 ground	Side 1 ground
GND2	9	Ground	Side 2 ground	Side 2 ground
B5/EN2	10	Digital Input or Enable	Side 2 active high enable	Side 2 digital output
B4	11	Digital I/O	Side 2 digital input	Side 2 digital output
В3	12	Digital I/O	Side 2 digital input	Side 2 digital output
B2	13	Digital Output	Side 2 digital output	Side 2 digital output
B1	14	Digital Output	Side 2 digital output	Side 2 digital output
GND2	15	Ground	Side 2 ground	Side 2 ground
V _{DD2}	16	Supply	Side 2 power supply	Side 2 power supply



5. Ordering Guide

Table 15. Ordering Guide for Valid OPNs*

Ordering Part Number (OPN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Temp Range	Package Type
Si8442BA-D-IU	2	2	150	1 kVrms		
Si8442BB-D-IU	2	2	150	2.5 kVrms	–40 to 125 °C	QSOP-16
Si8455BA-B-IU	5	0	150	1 kVrms	-40 to 125 C	QSOF-10
Si8455BB-B-IU	5	0	150	2.5 kVrms		

*Note: All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.



6. Package Outline: 16-Pin QSOP

Figure 15 illustrates the package details for the Si84xx in a 16-pin QSOP package. Table 16 lists the values for the dimensions shown in the illustration.




Figure 15. 16-pin QSOP Package

Table 16. Package Diagram Dimensions

Dimension	Min	Max	
A	_	1.75	
A1	0.10	0.25	
A2	1.25	_	
b	0.20	0.30	
С	0.17	0.25	
D	4.89 BSC		
Е	6.00 BSC		
E1	3.90 BSC		
е	0.635 BSC		
L	0.40 1.27		
L2	0.25 BSC		
h	0.25	0.50	



Table 16. Package Diagram Dimensions (Continued)

Dimension	Min	Max	
θ	0°	8°	
aaa	0.10		
bbb	0.20		
ccc	0.10		
ddd	0.2	5	

Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation AB.
- **4.** Recommended card reflow profile is per the JEDEC/IPC J-STD-020D specification for Small Body Components.



7. Landing Pattern: 16-Pin QSOP

Figure 16 illustrates the recommended landing pattern details for the Si84xx in a 16-pin QSOP. Table 17 lists the values for the dimensions shown in the illustration.




Figure 16. 16-Pin QSOP PCB Landing Pattern

Table 17. 16-Pin QSOP Landing Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	0.635
X1	Pad Width	0.40
Y1	Pad Length	1.55

Notes:

- 1. This Land Pattern Design is based on IPC-7351 pattern SOP63P602X173-16N for Density Level B (Median Land Protrusion).
- 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.



8. Top Marking: 16-Pin QSOP




Figure 17. 16-Pin QSOP Top Marking

Table 18. 16-Pin QSOP Top Marking Table

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (5, 4) Y = # of reverse channels (2, 0)* S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV; B = 2.5 kV			
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol			
	YY = Year WW = Work Week	Assigned by the assembly subcontractor. Corresponds to the year and work week of the mold date.			
	TTTTTT = Mfg code	Manufacturing code from assembly purchase order form.			
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.			
*Note: Si8455 has 0 reve	Note: Si8455 has 0 reverse channels.				



CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez Austin, TX 78701 Tel: 1+(512) 416-8500

Fax: 1+(512) 416-9669 Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page: https://www.silabs.com/support/pages/contacttechnicalsupport.aspx and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.

Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.

