# MOTOROLA SEMICONDUCTOR TECHNICAL DATA

### MJ13330 MJ13331

### Designers Data Sheet

# SWITCHMODE SERIES NPN SILICON POWER TRANSISTORS

The MJ13330 and MJ13331 transistors are designed for high-voltage, high-speed, power switching in inductive circuits where fall time is critical. They are particularly suited for line operated switchmode applications such as:

- Switching Regulators
- Inverters
- Solenoid and Relay Drivers
- Motor Controls
- Deflection Circuits

Fast Turn-Off Time

75 ns Inductive Fall Time-25°C (Typ)

150 ns Inductive Crossover Time-25°C (Typ)

900 ns Inductive Storage Time-25°C (Typ)

Operating Temperature Range -65 to +200°C

100°C Performance Specified for:

Reversed Biased SOA with Inductive Loads

Switching Times with Inductive Loads

Saturation Voltages

Leakage Currents

DataSheet4U.com

#### **MAXIMUM RATINGS**

Rating	Symbol	MJ13330	MJ13331	Unit
Collector-Emitter Voltage	VCEO	200	250	Vdc
Collector-Emitter Voltage	VCEV	400	450	Vdc
Emitter Base Voltage	VEB	6		Vdc
Collector Current — Continuous — Peak (1)	I <sub>C</sub>	20 30		Adç
Base Current — Continuous — Peak (1)	I <sub>B</sub>	10 20		Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C @ T <sub>C</sub> = 100°C Derate above 25°C	PO	1	75 00 1	Watts W/ <sup>O</sup> C
Operating and Storage Junction Temperature Range	T <sub>J</sub> ,T <sub>stg</sub>	-65 to +200		°C

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	°C/W
Maximum Lead Temperature for Soldering Purposes: 1/8" from Case for 5 Seconds	ΤL	275	°C

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle < 10%.


#### 20 AMPERE

## NPN SILICON POWER TRANSISTORS

200 and 250 VOLTS 175 WATTS

### Designer's Data for "Worst Case" Conditions

The Designers Data Sheet permits the design of most circuits entirely from the information presented. Limit data — representing device characteristics boundaries — are given to facilitate "worst case" design.



#### NOTES:

- 1. DUMENSIONING AND TOLERANCING PER ANSI
- Y14 5M, 1982. 2. CONTROLLING DIMENSION, INCH
- 3. ALL RULES AND NOTES ASSOCIATED WITH REFERENCED TO-204AA OUTLINE SHALL APPLY.

	MALLAMETERS		INCHES		
DM	Ĭ	MAX	144	MAX	
Α	ł:	39 37	1	1.550	
8	ľ	21 08	ī	0.830	
C	6.35	8.25	0 250	0 325	
D	0.97	109	0 038	0.043	
E	140	177	0 055	0.070	
F	30 15 BSC		1 187 8SC		
G	10 92 BSC		0.430 BSC		
H	5 46 BSC		0.215 8SC		
-	16.89	8SC	0 665	BSC	
K	11 18	12 19	0 440	0.480	
Q	3.84	4 19	0 151	0 165	
R	ŀ	26.67	-	1 050	
ح	4 83	5.33	0.196	0.210	
٧	3.84	4 19	0.151	0 165	

STYLE 1. PIN 1. BASE 2. EMITTER CASE COLLECTOR

> CASE 1-06 TO-204AA (TO-3)

Similar device types with higher  $V_{\mbox{CEO}}$  ratings are: MJ13332 (350 V) thru MJ13335 (500 V).

DataSheet4U.com

www.DataSheet4U.com

#### ELECTRICAL CHARACTERISTICS (To = 25°C unless otherwise noted).

	Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERI	STICS					
Collector-Emitter S (I <sub>C</sub> = 100 mA, I	ustaining Voltage (Table 1) B = 0) MJ13330 MJ13331	VCEO(sus)	200 250	_	<del>-</del>	Vdc
Collector Cutoff Current  {VCEV = Rated Value, VBE(off) = 1.5 Vdc}  (VCEV = Rated Value, VBE(off) = 1.5 Vdc, TC = 150°C)		ICEV	<del></del>	<u> </u>	0.25 5	mAdd
	Collector Cutoff Current ( $V_{CE}$ = Rated $V_{CEV}$ , $R_{BE}$ = 50 $\Omega$ , $T_{C}$ = 100 $^{o}$ C)		_	_	5	mAdo
Emitter Cutoff Cur	Emitter Cutoff Current (VEB = 6 Vdc, IC = 0)		_	_	0.5	mAd
SECOND BREAKDO	DWN					
Second Breakdown	Collector Current with base forward biased	<sup>1</sup> S/b		See Figure 1:	2	
Clamped Inductive	SOA with base reverse biased	RBSOA	See Figure 13			
ON CHARACTERIS	TICS (1)				-	1
DC Current Gain (IC = 5 Adc, VC (IC = 10 Adc, V	-	phE	15 8.0	_ _	75 40	-
Collector-Emitter S (I <sub>C</sub> = 10 Adc, I <sub>E</sub> (I <sub>C</sub> = 20 Adc, I <sub>E</sub>	aturation Voltage 3 = 1.5 Adc)	VCE(sat)	- - -	- - -	1.5 3,5 2.5	Vdc
Base-Emitter Saturation Voltage (IC = 10 Adc, I <sub>B</sub> = 1.5 Adc) (IC = 10 Adc, I <sub>B</sub> = 1.8 Adc, T <sub>C</sub> = 100°C)		VBE(sat)	_ 	-	1.8 1.8	Vdc
DYNAMIC CHARAC	CTERISTICS					
Current-Gain-Band	dwidth Product c, V <sub>CE</sub> = 10 Vdc, f <sub>test</sub> = 1 MHz)	fT	5	_	40	MHz
1	Output Capacitance (VCB = 10 Vdc, IE = 0, ftest = 100 kHz)		100	_	400	pF
SWITCHING CHARA	D 1 01 1 1144					.==
Resistive Load (Tat	ole 1) DataSneet40	.com				
Delay Time		td		80.0	0.20	μς
Rise Time	(V <sub>CC</sub> = 175 Vdc, I <sub>C</sub> = 10 A, I <sub>B1</sub> = 1.5 Adc,	t <sub>r</sub>		0.55	1.0	μs
Storage Time	V <sub>BE{off}</sub> = 5 Vdc, t <sub>p</sub> = 50 μs, Duty Cycle ≤ 2%)	ts		0.70	3,5	μς
Fall Time		tf	_	0,11	0.7	μς
Inductive Load, Cla	amped (Table 1)					
Storage Time	(I <sub>C</sub> = 10 A(pk), V <sub>clamp</sub> = 200 Vdc, I <sub>B1</sub> = 1.8 Adc,	t <sub>sv</sub>		1.35	4.5	μς
Crossover Time	V <sub>BE(off)</sub> = 5 Vdc, T <sub>C</sub> = 100 <sup>o</sup> C)	t <sub>c</sub>	_	0.45	1.8	μς
Storage Time	(I <sub>C</sub> = 10 A(pk), V <sub>clamp</sub> = 200 Vdc, I <sub>B1</sub> = 1.5 Adc,	t <sub>sv</sub>		0.90	_	μς
i	†			0.45		1

tc

tfi

μş

μs

0.15

0.075

(1) Pulse Test: PW = 300 µs, Duty Cycle ≤ 2%.


Crossover Time


Fall Time


VBE(off) = 5 Vdc, TC = 25°C)


www.DataSheet4U.com DataSheet4U.com


#### DC CHARACTERISTICS














DataSheet4U.com www.DataSheet4U.com

FIGURE 7 - INDUCTIVE SWITCHING MEASUREMENTS





FIGURE 8 -- REVERSE BASE CURRENT versus BASE EMITTER VOLTAGE



#### SWITCHING TIMES NOTE

In resistive switching circuits, rise, fall, and storage times have been defined and apply to both current and voltage waveforms since they are in phase. However, for inductive loads which are common to SWITCHMODE power supplies and hammer drivers, current and voltage waveforms are not in phase. Therefore, separate measurements must be made on each waveform to determine the total switching time. For this reason, the following new terms have been defined.

t<sub>sv</sub> = Voltage Storage Time, 90% IB1 to 10% V<sub>clamp</sub>

trv = Voltage Rise Time, 10-90% Vclamp

tfi = Current Fall Time, 90-10% IC

tti = Current Tail, 10-2% IC

t<sub>c</sub> = Crossover Time, 10% V<sub>clamp</sub> to 10% I<sub>C</sub>

An enlarged portion of the inductive switching waveforms is shown in Figure 7 to aid in the visual identity of these terms.


For the designer, there is minimal switching loss during storage time and the predominant switching power losses occur during the crossover interval and can be obtained using the standard equation from AN-222:

$$P_{SWT} = 1/2 V_{CC}I_{C}(t_{c})f$$


In general,  $t_{rv} + t_{fi} \cong t_c$ . However, at lower test currents this relationship may not be valid.


As is common with most switching transistors, resistive switching is specified at 25°C and has become a benchmark for designers. However, for designers of high frequency converter circuits, the user oriented specifications which make this a "SWITCHMODE" transistor are then inductive switching speeds (t<sub>C</sub> and t<sub>SV</sub>) which are shed guaranteed at 100°C.

#### **RESISTIVE SWITCHING**



ataSheet4U.com www.DataSheet4U.com






www.DataSheet4U.com

#### 50 100 µs 20 COLLECTOR CURRENT (AMP) 10 50 1 0 ms 20 Bonding Wire Limit 10 ms 1 በ Thermally Limited (Single Pulse) 05 Second Breakdown Limit 0.2 0.1 0 05 ئے۔ MJ13330 0.02 MJ13331 200

FIGURE 12 - FORWARD BIAS SAFE OPERATING AREA

#### FIGURE 13 – REVERSE BIAS SWITCHING SAFE OPERATING AREA

VCF, COLLECTOR-EMITTER VOLTAGE (VOLTS)



#### **FORWARD BIAS**

There are two limitations on the power handling ability of a transistor: average junction temperature and second breakdown. Safe operating area curves indicate IC-VCE limits of the transistor that must be observed for reliable operation; i.e., the transistor must not be subjected to greater dissipation than the curves indicate.


The data of Figure 12 is based on  $T_C = 25^{o}C$ ;  $T_{J(pk)}$  is variable depending on power level. Second breakdown pulse limits are valid for duty cycles to 10% but must be derated when  $T_C \ge 25^{o}C$ . Second breakdown limitations do not derate the same as thermal limitations. Allowable current at the voltages shown on Figure 12 may be found at any case temperature by using the appropriate curve on Figure 14.

T<sub>J</sub>(pk) may be calculated from the data in Figure 11. At high case temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

#### **REVERSE BIAS**

For inductive loads, high voltage and high current must be sustained simultaneously during turn-off, in most cases, with the base to emitter junction reverse biased. Under these conditions the collector voltage must be held to a safe level at or below a specific value of collector current. This can be accomplished by several means such as active clamping, RC snubbing, load line shaping, etc. The safe level for these devices is specified as Reverse Bias Safe Operating Area and represents the voltage-current condition allowable during reverse biased turn-off. This rating is verified under clamped conditions so that the device is never subjected to an avalanche mode. Figure 13 gives the complete RBSOA characteristics.





DataSheet4U.com www.DataSheet4U.com