

#### General Description

The MAX550B serial, 8-bit, voltage-output, digital-toanalog converter (DAC) operates on a single +2.5V to +5.5V supply. Its ±1LSB TUE specification is guaranteed over temperature. Operating current (supply current plus reference current) is typically 75µA with VDD = 2.5V and less than 1µA in shutdown mode. The reference input is disconnected from the REF pin during shutdown.

The serial interface operates at clock rates up to 10MHz and is compatible with 3-wire SPI™, QSPI™, and  $\dot{\text{Microwire}}^{\text{\tiny{TM}}}$  interface standards.

The MAX550B's ultra-low power consumption and small µMAX package make it ideal for portable and batterypowered applications.

#### **Applications**

**VCXO** Control Comparator Level Settings GaAs Amp Bias Control Digital Gain and Offset Control

## **Features**


- +2.5V to +5.5V Single-Supply Operation
- ♦ ±1LSB (max) TUE
- ♦ Low 75µA Operating Current (V<sub>DD</sub> = +2.5V)
- ↑ 1µA Shutdown Mode
- ♦ µMAX Package—50% Smaller than 8-Pin SO
- **♦ 10MHz, 3-Wire Serial Interface**
- **♦ Internal Power-On Reset Clears All Registers** to Zero

#### Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX550BCPA	0°C to +70°C	8 Plastic DIP
MAX550BCUA	0°C to +70°C	8 µMAX
MAX550BC/D	0°C to +70°C	Dice*
MAX550BEPA	-40°C to +85°C	8 Plastic DIP
MAX550BEUA	-40°C to +85°C	8 µMAX


<sup>\*</sup>Dice are specified at  $T_A = +25$ °C, DC parameters only.

### Functional Diagram



SPI and QSPI are registered trademarks of Motorola, Inc. Microwire is a registered trademark of National Semiconductor Corp.

#### Pin Configuration



#### **ABSOLUTE MAXIMUM RATINGS**

V <sub>DD1</sub> , V <sub>DD2</sub> , SCLK, D <sub>IN</sub> , $\overline{\text{CS}}$ , OUT to GND0.3V to +6V
REF0.3V to (V <sub>DD</sub> + 0.3V)
Maximum Current (any pin)50mA
Continuous Power Dissipation (T <sub>A = +70°C</sub> )
Plastic DIP (derate 9.1mW/°C above +70°C)727mW
μMAX (derate 4.1mW/°C above +70°C)330mW

Operating Temperature Ranges	
MAX550BBC_A	0°C to +70°C
MAX550BBE_A	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 1	0sec)+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{DD1} = V_{DD2} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$ 

PARAMETER	SYMBOL		COND	ITIONS	MIN	TYP	MAX	UNITS
STATIC PERFORMANCE	<b>-</b>				1		'	
Resolution	N				8			Bits
Differential Nonlinearity	DNL	Guaranteed	MAX	550BBC_A/MAX550BBE			±0.9	LSB
Differential Northnearty	DINL	monotonic	MAX	550BBEUA (Note 1)			±0.9	LSD
Total Unadjusted Error	TUE		MAX	550BBC_A/MAX550BBE			±1	LSB
Total Orladjusted Error	TOL		MAX	550BBEUA (Note 1)			±1	LJD
Zero-Code Error	ZCE	$T_A = +25^{\circ}C$					±1	LSB
Full-Scale Error	FSE						±1	LSB
REFERENCE INPUT								
Reference Input Voltage	VREF	For specified p	performa	ance	2.5		V <sub>DD</sub>	V
Reference Input Resistance (Note 2)	R <sub>REF</sub>	DAC code = 5	5 hex			32		kΩ
Reference Input Current		DAC code = 5	Г.Б	$V_{DD} = V_{REF} = 5.5V$		160	275	<b>—</b>
(Note 3)	I <sub>REF</sub>	DAC code = 5	o nex	V <sub>DD</sub> _ = V <sub>REF</sub> = 2.5V		75	125	μΑ
DAC OUTPUT (OUT)	•				•		,	
DAC Output Voltage Swing					0		$V_{REF}$	V
DAC Output Resistance	Rout					32		kΩ
DIGITAL INPUTS (CS, SCLK,	DIN)				•			
Input High Voltage	VIH				0.7V <sub>DD</sub> _			V
Input Low Voltage	VIL						0.3V <sub>DD</sub> _	V
Input Current	liN	VIN = 0V or VD	D_				±1	μΑ
Input Capacitance (Note 4)	CIN						10	рF

\_\_\_\_\_\_*NIXI/*N

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{DD1} = V_{DD2} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C.})$ 

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
DYNAMIC PERFORMANCE				•				
Digital Feedthrough and Crosstalk		CS = high, all c	ligital inputs from 0V to V <sub>DD</sub> _		50		nV-sec	
Voltage-Output Settling Time		To ±1/2LSB, C <sub>l</sub>	_ = 20pF		4		μs	
Voltage-Output Slew Rate	SR	C <sub>L</sub> = 20pF	V <sub>DD</sub> _ = 2.5V		1.4		V/µs	
voltage-Output Siew Rate	JK.		V <sub>DD</sub> _ = 5.5V		3.1		7 V/μS	
Wake-Up Time		C <sub>LOAD</sub> = 20pF			4		μs	
POWER SUPPLIES								
Supply Voltage Range	V <sub>DD</sub> _	Output unloade	ed, all inputs = GND or V <sub>DD</sub>	2.5		5.5	V	
Supply Current	I <sub>DD1 +</sub> I <sub>DD2</sub>	V <sub>DD</sub> = 5.5V, or all inputs = GN	utput unloaded, D or V <sub>DD</sub> _		0.3	10	μΑ	
Shutdown Current		Shutdown mod	е		0.3		μΑ	

Note 1: 0°C to -40°C testing guaranteed by design using six sigma design limits.

Note 2: Worst-case input resistance at REF occurs at DAC code 55 hex.

Note 3: Worst-case reference input current occurs at DAC code 55 hex.

Note 4: Guaranteed by design. Not production tested.

#### TIMING CHARACTERISTICS (Note 5)


 $(V_{DD1} = V_{DD2} = +2.5V \text{ to } +5.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Digital inputs switching from 0V to } V_{DD_})$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Pulse Width High	tсн		40			ns
SCLK Pulse Width Low	t <sub>CL</sub>		40			ns
DIN to SCLK High Setup	t <sub>DS</sub>		30			ns
DIN to SCLIK High Hold	tou	$V_{DD_{-}} = 2.5V$	0			nc
DIN to SCLK High Hold	tDH	$V_{DD_{-}} = 5.5V$	10			ns
CS Low to SCLK High Setup	tcsso		30			ns
CS High to SCLK High Setup	tcss1		30			ns
SCLK High to CS Low Hold	tCSH0		20			ns
Dalay CCLK High to CC High	taauu	$V_{DD_{-}} = 2.5V$	10			nc
Delay, SCLK High to CS High	tCSH1	$V_{DD_{-}} = 5.5V$	20			ns
CS Pulse Width High	tcsw		40			ns
SCLK Period	tcp		80			ns
V <sub>DD</sub> _ High to CS Low		Power-on reset delay		5		μs


Note 5: Guaranteed by design. Not production tested.


## Typical Operating Characteristics

 $(V_{DD1} = V_{DD2} = 2.5V, V_{REF} = V_{DD\_}, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 












### Typical Operating Characteristics (continued)


 $(V_{DD1} = V_{DD2} = 2.5V, V_{REF} = V_{DD\_}, R_L = 1M\Omega, C_L = 15pF, T_A = +25^{\circ}C, unless otherwise noted.)$ 



200ns/div







#### Pin Description

PIN	NAME	FUNCTION								
1	GND	Ground								
2	OUT	DAC Output Voltage								
3	CS	Chip-Select Input. A logic low on $\overline{\text{CS}}$ enables serial data to be clocked into the input shift register. Programming commands are executed at $\overline{\text{CS}}$ 's rising edge.								
4	DIN	Serial Data Input. Data is clocked into the 16-bit input shift register on SCLK's rising edge.								
5	SCLK	Serial Clock Input. Data is clocked in on SCLK's rising edge.								
6	V <sub>DD2</sub>	Connect to V <sub>DD1</sub>								
7	REF	External Reference Voltage Input for DAC (2.5V to V <sub>DD</sub> )								
8	V <sub>DD1</sub>	Positive Power Supply (+2.5V to +5.5V)								




Figure 1. DAC Simplified Circuit Diagram

#### \_Detailed Description

#### **Analog Section**

The MAX550B is an 8-bit, voltage-output digital-to-analog converter (DAC). The DAC consists of an R-2R ladder network that converts 8-bit digital inputs into equivalent analog output voltages in proportion to the applied reference voltage (Figure 1). The MAX550B's output is unbuffered and has a typical output resistance of  $32k\Omega$ . The power-supply range is from +2.5V to +5.5V.

#### Reference Input

The voltage applied at REF sets the full-scale output for the DAC and may range from 2.5V to VDD\_. The REF input resistance is code-dependent, with the lowest value (typically  $32k\Omega$ ) occurring when the DAC register is loaded with a code of 01010101 (55 hex). To minimize INL errors, the reference voltage source should have less than  $6\Omega$  output impedance.




Figure 2. Serial-Interface Timing Diagram

#### DAC Output

The MAX550B's output is unbuffered; it connects directly to the R-2R ladder. This configuration minimizes power consumption and reduces offset errors. For highest accuracy, apply high resistive loads (1M $\Omega$  and up). Lower resistive loads can be driven, but output loading increases full-scale error. The magnitude of the expected error is the ratio of the DAC output resistance to the DC load resistance at the output.

Typically, an energy pulse is coupled into the DAC output on the rising edge of  $\overline{\text{CS}}$ . Since the MAX550B's output is unbuffered (connected directly to the R-2R ladder), connecting a small capacitor (200pF to 1000pF) from the output to ground creates a lowpass filter that effectively suppresses the pulse for sensitive applications (see Output Glitch Filtering graph in the *Typical Operating Characteristics*).

#### Shutdown Mode

When the MAX550B is in shutdown mode, REF becomes high impedance. The supply current is unchanged, but the REF input current decreases to less than  $1\mu A$ . This allows the system reference to remain active with minimal power consumption.

When exiting shutdown mode, the output recovery time is equivalent to the DAC settling time.

#### Serial Interface

The MAX550B interface is compatible with 3-wire SPI<sup>TM</sup>, QSPI<sup>TM</sup>, and Microwire<sup>TM</sup> microprocessor ( $\mu$ P) interface standards. An active-low chip select ( $\overline{CS}$ ) enables the input shift register to receive data from the serial input, DIN (Figure 2). Data is clocked into the input shift register

on rising edges of the serial clock signal (SCLK). The clock frequency can be as high as 10MHz.

When writing to the DAC, transmit data MSB first in one 16-bit word or two 8-bit bytes. The write cycle can be segmented when  $\overline{\text{CS}}$  is kept active (low) to allow two 8-bit-wide transfers. After clocking all 16 bits into the input shift register, a rising edge on  $\overline{\text{CS}}$  programs the DAC. The DAC output reflects the data stored in the DAC register. Figure 3 gives detailed timing information.

#### Initialization

The MAX550B has an internal power-on reset. At power-up, all internal registers are reset to zero; therefore, an initialization write is not necessary.

#### Serial Input Data Format and Control Codes

The control byte programs the DAC (Table 1). Table 2 lists the MAX550B's serial-input command format. The 16-bit input word consists of an 8-bit control byte and an 8-bit data byte. The 8-bit control byte is not decoded internally; every control bit performs one function. Data is clocked in starting with unassigned bit 1 (UB1), followed by the remaining control bits and the DAC data byte. The LSB (D0) of the data byte is the last bit clocked into the input shift register (Figure 2).

Table 3 is an example of a 16-bit word. It performs the following functions:

- 1) Load 80 hex (128 decimal) into the DAC register.
- 2) Update the DAC output on  $\overline{CS}$ 's rising edge.

Table 4 shows how to calculate the output voltage based on the input code.




Figure 3. Detailed Serial-Interface Timing Diagram

#### Table 1. Control-Byte/Input-Word Bit **Definitions**

	1154+		1.1. 1. 1.0.1.4					
	UB1*	Х	Unassigned Bit 1					
	UB2	Χ	Unassigned Bit 2					
	UB3	Χ	Unassigned Bit 3					
	C2	0	Power-Up Mode					
	C2	1	Power-Down Mode					
Control	C1	0	DAC Register Load Operation Disabled					
Byte	C1	1	DAC Register Load Operation Enabled					
	C0	0	DAC Output Updated on Rising Edge of CS					
	C0	1	Unassigned Operation					
	AB1	0	Assigned Bit 1					
	AB2	1	Assigned Bit 2					
	D7	Χ	DAC Data Bit 7 (MSB)					
	D6	Х	DAC Data Bit 6					
	D5	Х	DAC Data Bit 5					
Data	D4	Х	DAC Data Bit 4					
Byte	D3	Х	DAC Data Bit 3					
	D2	Х	DAC Data Bit 2					
	D1	Х	DAC Data Bit 1					
	D0**	Х	DAC Data Bit 0 (LSB)					

X = Don't care \*Clocked in first

#### Microprocessor Interfacing

The MAX550B serial interface is compatible with Microwire, SPI, and QSPI interface standards. For SPI, clear the CPOL and CPHA bits (CPOL = 0 and CPHA = 0). CPOL = 0 sets the idle clock state to zero and CPHA = 0 changes data at SCLK's falling edge. This setting allows SPI to run at full clock speeds (1.5MHz). If a serial port is not available on your  $\mu P$ , three bits of a parallel port can be used to emulate a serial port by bit manipulation. Minimize digital feedthrough at the DAC output by operating the serial clock only when necessary.

### **Applications Information**

#### Power-Supply and Ground Considerations

Connect GND to the highest-quality ground available. Bypass V<sub>DD</sub> with a 0.1µF to 0.22µF capacitor to GND. The reference input can be used without bypassing. However, for optimum line/load-transient response and noise performance, bypass the reference input with a  $0.1\mu F$  to  $4.7\mu F$  capacitor to GND.

Careful PC board layout minimizes crosstalk between the DAC output, the reference, and the digital inputs. Separate analog traces by running ground traces between them. Make sure high-frequency digital lines are not routed parallel to analog lines.

<sup>\*</sup>Clocked in last

**Table 2. Serial-Interface Programming Commands** 

		СО	NTRO	DL BY	ΤE						DATA	ВҮТ	<b>=</b>				
Loa	ded F	irst											Loa	ided l	Last	COMMAND	
UB1	UB2	UB3	C2	C1	C0	AB1	AB2	D7	D6	D5	D4	D3	D2	D1	D0		
Х	Х	Х	0	0	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	On CS's rising edge, wake up DAC. DAC register unchanged.	
Х	Х	Χ	Χ	Χ	1	Х	Χ	Х	Х	Х	Χ	Χ	Χ	Х	Х	Unassigned command	
Х	Х	Χ	0	1	0	0	1	8-bit DAC data								On $\overline{\text{CS}}$ 's rising edge, load DAC register. Wake up DAC (if previously powered down).	
Х	Х	Х	1	0	0	0	1	Х	Х	Х	Х	Х	Х	Х	Х	On $\overline{\text{CS}}$ 's rising edge, power down DAC. DAC output goes to zero. DAC register unchanged.	
Х	Х	Х	1	1	0	0	1	8-bit DAC data							On $\overline{\text{CS}}$ 's rising edge, power down DAC and update DAC register. DAC output goes to zero.		

X = Don't Care

**Table 3. Example Input Word** 

Loade	d First													Loade	ed Last
UB1	UB2	UB3	C2	C1	C0	AB1	AB2	D7	D6	D5	D4	D3	D2	D1	D0
Х	Х	Х	0	1	0	0	1	1	0	0	0	0	0	0	0

X = Don't Care

Table 4. Analog Output vs. Code

		DAC F	ANALOG								
D7	D6	D5	D4	D3	D2	D1	D0	OUTPUT (V)			
1	1	1	1	1	1	1	1	+V <sub>REF</sub> x (255/256)			
1	0	0	0	0	0	0	1	+V <sub>REF</sub> x (129/256)			
1	0	0	0	0	0	0	0	$+V_{REF} \times (128/256) = +V_{REF}/2$			
0	1	1	1	1	1	1	1	+V <sub>REF</sub> x (127/256)			
0	0	0	0	0	0	0	1	+V <sub>REF</sub> x (1/256)			
0	0	0	0	0	0	0	0	0			

Note:  $1LSB = V_{REF} \times 2^{-8} = V_{REF}(1/256)$ ANALOG OUTPUT =  $+V_{REF}(1/256)$ , where I = Integer Value of Digital Input and wake up DAC (if previously powered down)

#### **AC Considerations**

## TRANSISTOR COUNT: 1562


#### Digital Feedthrough

High-speed data at any of the digital input pins may couple through the DAC's internal stray capacitance and cause noise (digital feedthrough) at the DAC output, even though  $\overline{CS}$  is held high. This digital feedthrough is tested by holding  $\overline{CS}$  high and toggling the digital inputs from all 1s to all 0s.


#### Analog Feedthrough

Due to internal stray capacitance, higher-frequency analog input signals at REF may couple to the output, even when the input digital code is all 0s. Test analog feedthrough by setting the DAC output to 0V and sweeping REF.

#### \_Package Information



## Package Information (continued)



**NOTES** 

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.