

IRFR120/IRFR121 IRFU120/IRFU121

N-Channel Power MOSFETs
Avalanche-Energy-Rated

August 1991

Features

- 8.4A, 80V and 100V
- $r_{DS(on)} = 0.27\Omega$
- Single Pulse Avalanche Energy Rated
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance



Description

The IRFR120, IRFR121, IRFU120, IRFU121 are advanced power MOSFETs designed, tested, and guaranteed to withstand a specified level of energy in the breakdown avalanche mode of operation. These are n-channel enhancement-mode silicon gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.

The IRFU series is supplied in the TO-251AA plastic package and the IRFR series is supplied in the TO-252AA surface-mount plastic package.


Because of space limitations branding (marking) on type IRFR120 is IRF120, IRFR121 is IFR121, IRFU120 is IFU120 and IRFU121 is IFU121.

Packages



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = 25^\circ\text{C}$) Unless Otherwise Specified

Gate-Source Voltage, V_{GS}	$\pm 20\text{V}$
Continuous Drain Current, I_D	
$T_C = 25^\circ\text{C}$	8.4A
$T_C = 100^\circ\text{C}$	5.9A
Pulsed Drain Current (1), I_{DM}	34A
Single-Pulse Avalanche Energy Rating (2), E_{AS}	36mJ
(See Figure 14)	
Maximum Power Dissipation, P_D	50W
Linear Derating Factor	0.4W/ $^\circ\text{C}$
Operating and Storage Junction	
Temperature Range, T_J, T_{STG}	-55 to $+175^\circ\text{C}$
Maximum Lead Temperature for Soldering, T_L	300°C
(0.063" (1.6mm) from case for 10s)	

NOTES:


1. Repetitive Rating: Pulse width limited by max. junction temperature. See Transient Thermal Impedance Curve (Figure 5)
2. $V_{DD} = 25\text{V}$, Start $T_J = +25^\circ\text{C}$, $L = 770\mu\text{H}$, $R_G = 25\Omega$, Peak $I_L = 8.4\text{A}$ (See Figures 14 and 15)
3. Pulse Test: Pulse width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$
4. Mounting pad must cover heatsink surface area. See Packages.

4
N-CHANNEL
POWER MOSFETs

IRFR120, IRFR121, IRFU120, IRFU121


ELECTRICAL CHARACTERISTICS, At $T_J = 25^\circ\text{C}$ (Unless Otherwise Specified)

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
BV _{DSS} Drain-to-Source Breakdown Voltage	IRFR120	100	—	—	V	V _{GS} = 0 V, I _D = 250 μ A
	IRFU120					
	IRFR121	80	—	—		
	IRFU121					
R _{DS(on)} Static Drain-to-Source On-State Resistance ⁽³⁾	ALL	—	0.25	0.27	Ω	V _{GS} = 10 V, I _D = 5.9 A
I _{D(on)} On-State Drain Current ⁽³⁾	ALL	8.4	—	—	A	V _{DS} > I _{D(on)} x R _{DS(on)} Max. V _{GS} = 10 V
V _{GS(th)} Gate Threshold Voltage	ALL	2.0	—	4.0	V	V _{DS} = V _{GS} , I _D = 250 μ A
g _{fs} Forward Transconductance ⁽³⁾	ALL	2.8	4.2	—	S(O)	V _{DS} \geq 50 V, I _{DS} = 5.9 A
I _{oss} Zero-Gate Voltage Drain Current	ALL	—	—	250	μ A	V _{DS} = Max. Rating, V _{GS} = 0 V
		—	—	1000		V _{DS} = 0.8 x Max. Rating V _{GS} = 0 V, T _J = 150°C
I _{ass} Gate-to-Source Leakage Forward	ALL	—	—	500	nA	V _{GS} = 20 V
I _{gss} Gate-to-Source Leakage Reverse	ALL	—	—	-500	nA	V _{GS} = -20 V
Q _g Total Gate Charge	ALL	—	9.7	15	nC	V _{GS} = 10 V, I _D = 8.4 A
Q _{gs} Gate-to-Source Charge	ALL	—	2.2	3.3		V _{DS} = 0.8 x Max. Rating
Q _{gd} Gate-to-Drain ("Miller") Charge	ALL	—	2.3	3.4		See Fig. 16. (Independent of operating temperature)
t _{D(on)} Turn-On Delay Time	ALL	—	8.8	13		ns
t _r Rise Time	ALL	—	30	45		
t _{D(off)} Turn-Off Delay Time	ALL	—	19	29		
t _f Fall Time	ALL	—	20	30		
L _D Internal Drain Inductance	ALL	—	4.5	—	nH	Measured from the drain lead, 6mm (0.25 in.) from package to center of die.
L _S Internal Source Inductance	ALL	—	7.5	—	nH	Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad.
C _{iss} Input Capacitance	ALL	—	350	—	pF	V _{GS} = 0 V, V _{DS} = 25 V f = 1.0 MHz See Fig. 10
C _{oss} Output Capacitance	ALL	—	130	—		
C _{rss} Reverse Transfer Capacitance	ALL	—	24	—		



SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

CHARACTERISTIC	TYPE	MIN.	TYP.	MAX.	UNITS	TEST CONDITIONS
I _S Continuous Source Current (Body Diode)	ALL	—	—	8.4	A	Modified MOSFET symbol showing the integral reverse p-n junction rectifier.
I _{SM} Pulsed Source Current (Body Diode) ⁽¹⁾	ALL	—	—	34		
V _{SD} Diode Forward Voltage ⁽³⁾	ALL	—	—	2.5	V	T _J = 25°C, I _S = 8.4 A, V _{GS} = 0 V
t _r Reverse Recovery Time	ALL	55	110	240	ns	T _J = 25°C, I _F = 8.4 A, di/dt = 100 A/ μ s
Q _{RR} Reverse Recovery Charge	ALL	0.25	0.53	1.1	μ C	
t _{on} Forward Turn-On Time	ALL	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				



THERMAL RESISTANCE

R θ_{JC} Junction-to-Case	ALL	—	—	3.0	$^\circ\text{C}/\text{W}$	Typical solder mount ⁽⁴⁾
R θ_{CS} Case-to-Sink	ALL	—	1.7	—		
R θ_{JA} Junction-to-Ambient	ALL	—	—	110		

⁽¹⁾ Repetitive Rating; Pulse width limited by maximum junction temperature (see Fig. 5).

⁽³⁾ Pulse Width \leq 300 μ s; Duty Cycle \leq 2%.

⁽⁴⁾ Mounting pad must cover heatsink surface area. See Case Style drawing on front page.

⁽²⁾ At V_{DD} = 25 V, Starting T_J = 25°C, L = 770 μ H, R_G = 25 Ω , Peak I_L = 8.4 A.

IRFR120, IRFR121, IRFU120, IRFU121

The information shown on the following graphs applies also to the IRFU devices.




Fig. 1 - Typical output characteristics.




Fig. 2 - Typical transfer characteristics.




Fig. 3 - Typical saturation characteristics.




Fig. 4 - Maximum safe operating area.




Fig. 5 - Maximum effective transient thermal impedance, junction-to-case vs. pulse duration.

IRFR120, IRFR121, IRFU120, IRFU121




Fig. 6 - Typical transconductance vs. drain current.




Fig. 7 - Typical source-drain diode forward voltage.




Fig. 8 - Breakdown voltage vs. temperature.




Fig. 9 - Normalized on-resistance vs. temperature.




Fig. 10 - Typical capacitance vs. drain-to-source voltage.




Fig. 11 - Typical gate charge vs. gate-to-source voltage.

IRFR120, IRFR121, IRFU120, IRFU121




Fig. 12 — Typical on-resistance vs. drain current




Fig. 13 — Maximum drain current vs. case temperature




Fig. 14a — unclamped inductive test circuit




Fig. 15a — switching time test circuit




Fig. 14b — unclamped inductive waveforms




Fig. 15b — switching time waveforms




Fig. 16a — Basic gate charge waveform




Fig. 16b — Gate charge test circuit