

## Section 1. Overview

T-49-19-08 1

### 1.1 Overview

The H8/325 Series is a series of single-chip microcomputers integrating a CPU core together with a variety of peripheral functions needed in control systems.

The H8/300 CPU is a high-speed processor featuring powerful bit-manipulation instructions, ideally suited for realtime control applications. The on-chip supporting modules include ROM, RAM, two types of timers (16-bit free-running timer and 8-bit timer), a serial communication interface, I/O ports, and a parallel handshaking interface. The on-chip memory sizes of the three chips in the H8/325 Series are:

H8/325: 32-kbyte ROM; 1-kbyte RAM

H8/324: 24-kbyte ROM; 1-kbyte RAM

H8/323: 16-kbyte ROM; 512-byte RAM

H8/322: 8-kbyte ROM; 256-byte RAM

The H8/325 Series can operate in single-chip mode or in two expanded modes, depending on the memory requirements of the application. The operating mode is referred to in this manual as the MCU mode (MCU: MicroComputer Unit).

The H8/325, H8/323, and H8/322 are available in a masked ROM version, or a ZTAT™\* version with electrically programmable ROM that can be programmed at the user site.

\* ZTAT is a registered trademark of Hitachi, Ltd.

Table 1-1 lists the features of the H8/325 Series.

Table 1-1. Features

T-49-19-08

Feature	Description	
CPU	General register architecture	
	<ul style="list-style-type: none"> <li>• Eight 16-bit general registers, or</li> <li>• Sixteen 8-bit general registers</li> </ul>	
	High speed	
	<ul style="list-style-type: none"> <li>• Maximum clock rate: 10 MHz</li> <li>• Add/subtract: 0.2 <math>\mu</math>s</li> <li>• Multiply/divide: 1.4 <math>\mu</math>s</li> </ul>	
	Concise, streamlined instruction set	
	<ul style="list-style-type: none"> <li>• All instructions are 2 or 4 bytes long</li> <li>• Register-register arithmetic and logic operations</li> <li>• Register-memory data transfer by MOV instruction</li> </ul>	
	Instruction set features	
	<ul style="list-style-type: none"> <li>• Multiply instruction (8 bits <math>\times</math> 8 bits)</li> <li>• Divide instruction (16 bits <math>\div</math> 8 bits)</li> <li>• Bit-accumulator instructions</li> <li>• Register-indirect specification of bit positions</li> </ul>	
	Memory	H8/325
		<ul style="list-style-type: none"> <li>• ROM: 32 kbytes</li> <li>• RAM: 1 kbyte</li> </ul>
		H8/324
		<ul style="list-style-type: none"> <li>• ROM: 24 kbytes</li> <li>• RAM: 1 kbyte</li> </ul>
		H8/323
<ul style="list-style-type: none"> <li>• ROM: 16 kbytes</li> <li>• RAM: 512 bytes</li> </ul>		
H8/322		
<ul style="list-style-type: none"> <li>• ROM: 8 kbytes</li> <li>• RAM: 256 bytes</li> </ul>		
16-Bit free-running timer module (FRT: 1 channel)		<ul style="list-style-type: none"> <li>• One 16-bit free-running counter (also usable for external event counting)</li> <li>• Two compare outputs</li> <li>• One capture input</li> </ul>
		8-Bit timer module (2 channels)
	<ul style="list-style-type: none"> <li>• One 8-bit up-counter (also usable for external event counting)</li> <li>• Two time constant registers</li> </ul>	

Table 1-1. Features (cont.)

T-49-19-08

Feature	Description																																										
Serial communication interface (SCI: 2 channels)	<ul style="list-style-type: none"> <li>• Selection of asynchronous and synchronous modes</li> <li>• Simultaneous transmit and receive (full duplex operation)</li> <li>• On-chip baud rate generator</li> </ul>																																										
I/O ports	<ul style="list-style-type: none"> <li>• 53 input/output pins (of which 16 can drive large current loads)</li> <li>• All input pins have programmable input pull-ups</li> </ul>																																										
Parallel handshaking interface	<ul style="list-style-type: none"> <li>• Built-in parallel handshaking is available at port 3</li> </ul>																																										
Interrupts	<ul style="list-style-type: none"> <li>• Four external interrupt pins: <math>\overline{\text{NMI}}</math>, <math>\overline{\text{IRQ0}}</math> to <math>\overline{\text{IRQ2}}</math></li> <li>• Seventeen on-chip interrupt sources</li> </ul>																																										
Operating modes	<ul style="list-style-type: none"> <li>• Mode 1: expanded mode with on-chip ROM disabled</li> <li>• Mode 2: expanded mode with on-chip ROM enabled</li> <li>• Mode 3: single-chip mode</li> </ul>																																										
Power-down state	<ul style="list-style-type: none"> <li>• Sleep mode</li> <li>• Software standby mode</li> <li>• Hardware standby mode</li> </ul>																																										
Other features	<ul style="list-style-type: none"> <li>• On-chip clock oscillator</li> <li>• E clock output</li> </ul>																																										
Product lineup	<table border="1"> <thead> <tr> <th>Code</th> <th>Package</th> <th>ROM</th> </tr> </thead> <tbody> <tr> <td>H8/325 HD6473258C</td> <td>64-Pin windowed shrink DIP (DC-64S)</td> <td>PROM</td> </tr> <tr> <td>HD6473258P</td> <td>64-Pin shrink DIP (DP-64S)</td> <td></td> </tr> <tr> <td>HD6473258F</td> <td>64-Pin QFP (FP-64A)</td> <td></td> </tr> <tr> <td>HD6473258CP*</td> <td>68-Pin PLCC (CP-68)</td> <td></td> </tr> <tr> <td>HD6433258P</td> <td>64-Pin shrink DIP (DP-64S)</td> <td>Masked</td> </tr> <tr> <td>HD6433258F</td> <td>64-Pin QFP (FP-64A)</td> <td>ROM</td> </tr> <tr> <td>HD6433258CP*</td> <td>68-Pin PLCC (CP-68)</td> <td></td> </tr> <tr> <td>HD6413258P*</td> <td>64-Pin shrink DIP (DP-64S)</td> <td>ROM less</td> </tr> <tr> <td>HD6413258F*</td> <td>64-Pin QFP (FP-64A)</td> <td></td> </tr> <tr> <td>HD6413258CP*</td> <td>68-Pin PLCC (CP-68)</td> <td></td> </tr> <tr> <td>H8/324* HD6433248P</td> <td>64-Pin shrink DIP (DP-64S)</td> <td>Masked</td> </tr> <tr> <td>HD6433248F</td> <td>64-Pin QFP (FP-64A)</td> <td>ROM</td> </tr> <tr> <td>HD6433248CP*</td> <td>68-Pin PLCC (CP-68)</td> <td></td> </tr> </tbody> </table>	Code	Package	ROM	H8/325 HD6473258C	64-Pin windowed shrink DIP (DC-64S)	PROM	HD6473258P	64-Pin shrink DIP (DP-64S)		HD6473258F	64-Pin QFP (FP-64A)		HD6473258CP*	68-Pin PLCC (CP-68)		HD6433258P	64-Pin shrink DIP (DP-64S)	Masked	HD6433258F	64-Pin QFP (FP-64A)	ROM	HD6433258CP*	68-Pin PLCC (CP-68)		HD6413258P*	64-Pin shrink DIP (DP-64S)	ROM less	HD6413258F*	64-Pin QFP (FP-64A)		HD6413258CP*	68-Pin PLCC (CP-68)		H8/324* HD6433248P	64-Pin shrink DIP (DP-64S)	Masked	HD6433248F	64-Pin QFP (FP-64A)	ROM	HD6433248CP*	68-Pin PLCC (CP-68)	
Code	Package	ROM																																									
H8/325 HD6473258C	64-Pin windowed shrink DIP (DC-64S)	PROM																																									
HD6473258P	64-Pin shrink DIP (DP-64S)																																										
HD6473258F	64-Pin QFP (FP-64A)																																										
HD6473258CP*	68-Pin PLCC (CP-68)																																										
HD6433258P	64-Pin shrink DIP (DP-64S)	Masked																																									
HD6433258F	64-Pin QFP (FP-64A)	ROM																																									
HD6433258CP*	68-Pin PLCC (CP-68)																																										
HD6413258P*	64-Pin shrink DIP (DP-64S)	ROM less																																									
HD6413258F*	64-Pin QFP (FP-64A)																																										
HD6413258CP*	68-Pin PLCC (CP-68)																																										
H8/324* HD6433248P	64-Pin shrink DIP (DP-64S)	Masked																																									
HD6433248F	64-Pin QFP (FP-64A)	ROM																																									
HD6433248CP*	68-Pin PLCC (CP-68)																																										

\* Under development

Table 1-1. Features (cont.)

T-49-19-08

Feature	Description		
Product lineup	Code	Package	ROM
H8/323*	HD6473238P	64-Pin shrink DIP (DP-64S)	PROM
	HD6473238F	64-Pin QFP (FP-64A)	
	HD6473238CP*	68-Pin PLCC (CP-68)	
H8/322*	HD6433238P	64-Pin shrink DIP (DP-64S)	Masked ROM
	HD6433238F	64-Pin QFP (FP-64A)	
	HD6433238CP*	68-Pin PLCC (CP-68)	
H8/322*	HD6413238P*	64-Pin shrink DIP (DP-64S)	ROM less
	HD6413238F*	64-Pin QFP (FP-64A)	
	HD6413238CP*	68-Pin PLCC (CP-68)	
H8/322*	HD6473228P	64-Pin shrink DIP (DP-64S)	PROM
	HD6473228F	64-Pin QFP (FP-64A)	
	HD6473228CP*	68-Pin PLCC (CP-68)	
H8/322*	HD6433228P	64-Pin shrink DIP (DP-64S)	Masked ROM
	HD6433228F	64-Pin QFP (FP-64A)	
	HD6433228CP*	68-Pin PLCC (CP-68)	

\* Under development

### 1.2 Block Diagram

T-49-19-08

Figure 1-1 shows a block diagram of the H8/325 Series.




Figure 1-1. Block Diagram

## 1.3 Pin Assignments and Functions

T-49-19-08

### 1.3.1 Pin Arrangement

Figure 1-2 shows the pin arrangement of the H8/325 Series in the DC-64S and DP-64S packages. Figure 1-3 shows the pin arrangement in the FP-64A package. Figure 1-4 shows the pin arrangement in the CP-68 package.




Figure 1-2. Pin Arrangement (DC-64S, DP-64S, Top View)

T-49-19-08




Figure 1-3. Pin Arrangement (FP-64A, Top View)

• PLCC-68

T-49-19-08




Figure 1-4. Pin Arrangement (CP-68, Top View)

1.3.2 Pin Functions

(1) Pin Assignments in Each Operating Mode: Table 1-2 lists the assignments of the pins of the DC-64S, DP-64S, FP-64A, and CP-68 packages in each operating mode.



Table 1-2. Pin Assignments in Each Operating Mode (1)

T-49-19-08

Pin no.			Expanded modes		Single-chip mode	PROM
DC-64S	FP-64A	CP-68	Mode 1	Mode 2	Mode 3	mode
---	---	1	NC	NC	NC	NC
1	57	2	P60/FTCI	P60/FTCI	P60/FTCI	NC
2	58	3	P61/FTOA	P61/FTOA	P61/FTOA	NC
3	59	4	P62/FTOB	P62/FTOB	P62/FTOB	NC
4	60	5	P63/FTI	P63/FTI	P63/FTI	NC
5	61	6	P64/ $\overline{\text{IRQ}}_0$	P64/ $\overline{\text{IRQ}}_0$	P64/ $\overline{\text{IRQ}}_0$	NC
6	62	7	P65/ $\overline{\text{IRQ}}_1$	P65/ $\overline{\text{IRQ}}_1$	P65/ $\overline{\text{IRQ}}_1$	NC
7	63	8	P66/ $\overline{\text{IRQ}}_2$	P66/ $\overline{\text{IRQ}}_2$	P66/ $\overline{\text{IRQ}}_2$	NC
8	64	9	$\overline{\text{RES}}$	$\overline{\text{RES}}$	$\overline{\text{RES}}$	V <sub>PP</sub>
9	1	10	XTAL	XTAL	XTAL	NC
10	2	11	EXTAL	EXTAL	EXTAL	NC
11	3	12	MD <sub>1</sub>	MD <sub>1</sub>	MD <sub>1</sub>	V <sub>SS</sub>
12	4	13	MD <sub>0</sub>	MD <sub>0</sub>	MD <sub>0</sub>	V <sub>SS</sub>
13	5	14	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	$\overline{\text{NMI}}$	EA <sub>9</sub>
14	6	15	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
15	7	16	$\overline{\text{STBY}}$	$\overline{\text{STBY}}$	$\overline{\text{STBY}}$	V <sub>SS</sub>
16	8	17	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>
---	---	18	NC	NC	NC	NC
17	9	19	P40/TMCI <sub>0</sub>	P40/TMCI <sub>0</sub>	P40/TMCI <sub>0</sub>	EO <sub>0</sub>
18	10	20	P41/TMO <sub>0</sub>	P41/TMO <sub>0</sub>	P41/TMO <sub>0</sub>	EO <sub>1</sub>
19	11	21	P42/TMRI <sub>0</sub>	P42/TMRI <sub>0</sub>	P42/TMRI <sub>0</sub>	EO <sub>2</sub>
20	12	22	P43/TMCI <sub>1</sub>	P43/TMCI <sub>1</sub>	P43/TMCI <sub>1</sub>	EO <sub>3</sub>
21	13	23	P44/TMO <sub>1</sub>	P44/TMO <sub>1</sub>	P44/TMO <sub>1</sub>	EO <sub>4</sub>
22	14	24	P45/TMRI <sub>1</sub>	P45/TMRI <sub>1</sub>	P45/TMRI <sub>1</sub>	EO <sub>5</sub>
23	15	25	∅	∅	P46/∅	EO <sub>6</sub>
24	16	26	P47/E	P47/E	P47	EO <sub>7</sub>
25	17	27	P50/TxD <sub>0</sub>	P50/TxD <sub>0</sub>	P50/TxD <sub>0</sub>	NC
26	18	28	P51/RxD <sub>0</sub>	P51/RxD <sub>0</sub>	P51/RxD <sub>0</sub>	NC
27	19	29	P52/SCK <sub>0</sub>	P52/SCK <sub>0</sub>	P52/SCK <sub>0</sub>	NC

Notes: 1. Pins marked NC should be left unconnected.

2. The PROM mode is a non-operating mode used for programming the on-chip ROM.  
See section 11, ROM for details.

Table 1-2. Pin Assignments in Each Operating Mode (1)

Pin no.			Expanded modes		Single-chip mode	PROM
DC-64S	FP-64A	CP-68	Mode 1	Mode 2	Mode 3	mode
28	20	30	P53/TxD1	P53/TxD1	P53/TxD1	NC
29	21	31	P54/RxD1	P54/RxD1	P54/RxD1	NC
30	22	32	P55/SCK1	P55/SCK1	P55/SCK1	NC
31	23	33	P70/ $\overline{IS}$	P70/ $\overline{IS}$	P70/ $\overline{IS}$	Vcc
32	24	34	P71	P71	P71/ $\overline{OS}$	Vcc
—	—	35	NC	NC	NC	NC
33	25	36	P72	P72	P72/ $\overline{BUSY}$	NC
34	26	37	P73/ $\overline{IOS}$	P73/ $\overline{IOS}$	P73	NC
35	27	38	$\overline{AS}$	$\overline{AS}$	P74	NC
36	28	39	$\overline{WR}$	$\overline{WR}$	P75	NC
37	29	40	$\overline{RD}$	$\overline{RD}$	P76	NC
38	30	41	$\overline{WAIT}$	$\overline{WAIT}$	P77	NC
39	31	42	Vcc	Vcc	Vcc	Vcc
40	32	43	A15	P27/A15	P27	CE
41	33	44	A14	P26/A14	P26	EA14
42	34	45	A13	P25/A13	P25	EA13
43	35	46	A12	P24/A12	P24	EA12
44	36	47	A11	P23/A11	P23	EA11
45	37	48	A10	P22/A10	P22	EA10
46	38	49	A9	P21/A9	P21	OE
47	39	50	A8	P20/A8	P20	EA8
—	—	51	NC	NC	NC	NC
48	40	52	Vss	Vss	Vss	Vss
49	41	53	A7	P17/A7	P17	EA7
50	42	54	A6	P16/A6	P16	EA6
51	43	55	A5	P15/A5	P15	EA5
52	44	56	A4	P14/A4	P14	EA4
53	45	57	A3	P13/A3	P13	EA3
54	46	58	A2	P12/A2	P12	EA2

- Notes:**
1. Pins marked NC should be left unconnected.
  2. The PROM mode is a non-operating mode used for programming the on-chip ROM. See section 11, ROM for details.

Table 1-2. Pin Assignments in Each Operating Mode (1)

T-49-19-08

Pin no.			Expanded modes		Single-chip mode	PROM	
DC-64S	DP-64S	FP-64A	CP-68	Mode 1	Mode 2	Mode 3	mode
55	47	59		A1	P11/A1	P11	EA1
56	48	60		A0	P10/A0	P10	EA0
57	49	61		D0	D0	P30	NC
58	50	62		D1	D1	P31	NC
59	51	63		D2	D2	P32	NC
60	52	64		D3	D3	P33	NC
61	53	65		D4	D4	P34	NC
62	54	66		D5	D5	P35	NC
63	55	67		D6	D6	P36	NC
64	56	68		D7	D7	P37	NC

- Notes:**
1. Pins marked NC should be left unconnected.
  2. The PROM mode is a non-operating mode used for programming the on-chip ROM. See section 11, ROM for details.

(2) **Pin Functions:** Table 1-3 gives a concise description of the function of each pin.

**Table 1-3. Pin Functions (1)**

T-49-19-08

Type	Symbol	I/O	Name and function
Power	VCC	I	<b>Power:</b> Connected to the power supply (+5 V). Connect both VCC pins to the system power supply (+5 V).
	VSS	I	<b>Ground:</b> Connected to ground (0 V). Connect both VSS pins to the system power supply (0 V).
Clock	XTAL	I	<b>Crystal:</b> Connected to a crystal oscillator. The crystal frequency must be double the desired system clock frequency. If an external clock is input at the EXTAL pin, a reverse-phase clock should be input at the XTAL pin.
	EXTAL	I	<b>External crystal:</b> Connected to a crystal oscillator or external clock. The frequency of the external clock must be double the desired system clock frequency. See section 14, Clock Pulse Generator for examples of connections to a crystal and external clock.
	∅	O	<b>System clock:</b> Supplies the system clock to peripheral devices.
	E	O	<b>Enable clock:</b> Supplies an E clock to peripheral devices.
System control	$\overline{\text{RES}}$	I	<b>Reset:</b> A low input causes the chip to reset.
	$\overline{\text{STBY}}$	I	<b>Standby:</b> A transition to the hardware standby mode (a power-down state) occurs when a low input is received at the $\overline{\text{STBY}}$ pin.
Address bus	A15 to A0	O	<b>Address bus:</b> Address output pins.
Data bus	D7 to D0	I/O	<b>Data bus:</b> 8-Bit bidirectional data bus.
Bus control	$\overline{\text{WAIT}}$	I	<b>Wait:</b> Requests the CPU to insert Tw states into the bus cycle when an off-chip address is accessed.
	$\overline{\text{RD}}$	O	<b>Read:</b> Goes low to indicate that the CPU is reading an external address.
	$\overline{\text{WR}}$	O	<b>Write:</b> Goes low to indicate that the CPU is writing to an external address.
	$\overline{\text{AS}}$	O	<b>Address Strobe:</b> Goes low to indicate that there is a valid address on the address bus.

Table 1-3. Pin Functions (2)

T-49-19-08

Type	Symbol	I/O	Name and function																
Bus control	$\overline{IOS}$	O	<b>I/O Select:</b> Goes low when the CPU accesses addresses H'FF00 to H'FFFF in expanded mode. Can be used as a chip select signal replacing the upper 8 bits of the address bus when external devices are mapped onto high addresses.																
	$\overline{NMI}$	I	<b>NonMaskable Interrupt:</b> Highest-priority interrupt request. The NMIEG bit in the system control register determines whether the interrupt is requested on the rising or falling edge of the $\overline{NMI}$ input.																
Interrupt signals	$\overline{IRQ0}$ to $\overline{IRQ2}$	I	<b>Interrupt Request 0 to 2:</b> Maskable interrupt request pins.																
	Operating mode control	MD1, MD0	I	<b>Mode:</b> Input pins for setting the MCU operating mode according to the table below.															
<table border="1"> <thead> <tr> <th>MD1</th> <th>MD0</th> <th>Mode</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>1</td> <td>Mode 1</td> <td>Expanded mode with on-chip ROM disabled</td> </tr> <tr> <td>1</td> <td>0</td> <td>Mode 2</td> <td>Expanded mode with on-chip ROM enabled</td> </tr> <tr> <td>1</td> <td>1</td> <td>Mode 3</td> <td>Single-chip mode</td> </tr> </tbody> </table>				MD1	MD0	Mode	Description	0	1	Mode 1	Expanded mode with on-chip ROM disabled	1	0	Mode 2	Expanded mode with on-chip ROM enabled	1	1	Mode 3	Single-chip mode
MD1	MD0	Mode	Description																
0	1	Mode 1	Expanded mode with on-chip ROM disabled																
1	0	Mode 2	Expanded mode with on-chip ROM enabled																
1	1	Mode 3	Single-chip mode																
<p>The inputs at these pins are latched in mode select bits 1 to 0 (MDS1 and MDS0) of the mode control register (MDCR) on the rising edge of the <math>\overline{RES}</math> signal.</p>																			
16-Bit free-running timer	FTCI	I	<b>FRT counter Clock Input:</b> Input pin for an external clock signal for the free-running timer.																
	FTOA, FTOB	O	<b>FRT Output compare A and B:</b> Output pins controlled by comparators A and B of the free-running timer.																
	FTI	I	<b>FRT Input capture:</b> Input capture pin for the free-running timer.																
8-Bit timer	TMO0, TMO1	O	<b>8-bit TiMer Output (channels 0 and 1):</b> Compare-match output pins for the 8-bit timers.																
	TMCI0, TMCI1	I	<b>8-bit TiMer Clock Input (channels 0 and 1):</b> External clock input pins for the 8-bit timer counters.																
	TMRI0, TMRI1	I	<b>8-bit TiMer Reset Input (channels 0 and 1):</b> High input at these pins resets the 8-bit timers.																

Table 1-3. Pin Functions (3)

T-49-19-08

Type	Symbol	I/O	Name and function
Serial communication interface	TxD0	O	<b>Serial Transmit Data (channels 0 and 1):</b> Data output pins for the serial communication interface.
	TxD1		
	RxD0	I	<b>Serial Receive Data (channels 0 and 1):</b> Data input pins for the serial communication interface.
	RxD1		
	SCK0	I/O	<b>Serial Clock (channels 0 and 1):</b> Input/output pins for the serial clock signals.
	SCK1		
General-purpose I/O	P17 to P10	I/O	<b>Port 1:</b> An 8-bit input/output port with programmable MOS input pull-ups and LED driving capability. The direction of each bit can be selected in the port 1 data direction register (P1DDR).
	P27 to P20	I/O	<b>Port 2:</b> An 8-bit input/output port with programmable MOS input pull-ups and LED driving capability. The direction of each bit can be selected in the port 2 data direction register (P2DDR).
	P37 to P30	I/O	<b>Port 3:</b> An 8-bit input/output port with programmable MOS input pull-ups. The direction of each bit can be selected in the port 3 data direction register (P3DDR).
	P47 to P40	I/O	<b>Port 4:</b> An 8-bit input/output port with programmable MOS input pull-ups. The direction of each bit (except P46) can be selected in the port 4 data direction register (P4DDR).
	P55 to P50	I/O	<b>Port 5:</b> A 6-bit input/output port with programmable MOS input pull-ups. The direction of each bit can be selected in the port 5 data direction register (P5DDR).
	P66 to P60	I/O	<b>Port 6:</b> A 7-bit input/output port with programmable MOS input pull-ups. The direction of each bit can be selected in the port 6 data direction register (P6DDR).
	P77 to P70	I/O	<b>Port 7:</b> An 8-bit input/output port with programmable MOS input pull-ups. The direction of each bit can be selected in the port 7 data direction register (P7DDR).
Parallel handshaking interface	P37 to P30	I/O	<b>Data Input/Output:</b> Data input/output pins for the parallel handshaking interface.
	$\overline{IS}$	I	<b>Input Strobe:</b> Strobe input signal from an external device.
	$\overline{OS}$	O	<b>Output Strobe:</b> Strobe output signal to an external device.
	$\overline{BUSY}$	O	<b>Busy:</b> Notifies an external device that the H8/325 Series chip is not ready to receive data.

## Section 2. MCU Operating Modes and Address Space

T-49-19-08

### 2.1 Overview

2

The H8/325 Series operates in three modes numbered 1, 2, and 3. An additional non-operating mode (mode 0) is used for programming the PROM version of the H8/325. The mode is selected by the inputs at the mode pins (MD1 and MD0) at the instant when the chip comes out of a reset. As indicated in table 2-1, the mode determines the size of the address space and the usage of on-chip ROM and on-chip RAM. The ROMless versions (HD6413258, HD6413238) are used only in mode 1 (expanded mode with on-chip ROM disabled).

Table 2-1. Operating Modes

MD1	MD0	Mode	Address space	On-chip ROM	On-chip RAM
Low	Low	Mode 0	—	—	—
Low	High	Mode 1	Expanded	Disabled	Enabled*
High	Low	Mode 2	Expanded	Enabled	Enabled*
High	High	Mode 3	Single-chip	Enabled	Enabled

\* If the RAME bit in the system control register (SYSCR) is cleared to 0, off-chip memory can be accessed instead.

Modes 1 and 2 are expanded modes that permit access to off-chip memory and peripheral devices. The maximum address space supported by these externally expanded modes is 64 kbytes.

In mode 3 (single-chip mode), only on-chip ROM and RAM and the on-chip register field are used. All ports are available for general-purpose input and output.

Mode 0 is inoperative in the H8/325 Series. Avoid setting the mode pins to mode 0.

## 2.2 Mode Descriptions

T-49-19-08

**Mode 1 (Expanded Mode without On-Chip ROM):** Mode 1 supports a 64-kbyte address space most of which is off-chip. In particular, the interrupt vector table is located in off-chip memory. The on-chip ROM is not used. Software can select whether to use the on-chip RAM. Ports 1, 2, 3 and 7 are used for the address and data bus lines and control signals as follows:

Ports 1 and 2: Address bus

Port 3: Data bus

Port 7 (partly): Bus control signals

**Mode 2 (Expanded Mode with On-Chip ROM):** Mode 2 supports a 64-kbyte address space which includes the on-chip ROM. Software can select whether or not to use the on-chip RAM, and can select the usage of pins in ports 1 and 2.

Ports 1 and 2: Address bus (see note)

Port 3: Data bus

Port 7 (partly): Bus control signals

**Note:** In mode 2, ports 1 and 2 are initially general-purpose input ports. Software must change the desired pins to output before using them for the address bus. See section 5, I/O Ports for details.

**Mode 3 (Single-Chip Mode):** In this mode all memory is on-chip. Since no off-chip memory is accessed, there is no external address bus. All ports are available for general-purpose input and output.

## 2.3 Address Space Map

Figures 2-1 to 2-4 show memory maps of the H8/325, H8/324, H8/323, and H8/322 in each of the three operating modes. The on-chip register field consists of control, status, and data registers for the on-chip supporting modules and I/O ports.

Off-chip addresses can be accessed only in the expanded modes. Access to an off-chip address in the single-chip mode does not cause an address error, but all 1 data are returned.

### 2.3.1 Access Speed

On-chip ROM and RAM are accessed a word (16 bits) at a time in two states. (A "state" is one system clock cycle.) The on-chip register field is accessed a byte at a time in three states.



External memory is accessed a byte at a time in three or more states. The basic bus cycle is three states, but additional wait states can be inserted on request.

### 2.3.2 $\overline{\text{IOS}}$

T-49-19-08

There are two gaps in the on-chip address space above the on-chip RAM. Addresses H'FF80 to H'FF8F, situated between the on-chip RAM and register field, are off-chip. Addresses H'FFA0 to H'FFAF are also off-chip. These 32 addresses can be conveniently assigned to external I/O devices. To simplify the addressing of devices at these addresses, an  $\overline{\text{IOS}}$  signal is provided that goes low when the CPU accesses addresses H'FF00 to H'FFFF. The  $\overline{\text{IOS}}$  signal can be used in place of the upper 8 bits of the address bus.

T-49-19-08




Figure 2-1. H8/325 Address Space Map




Figure 2-2. H8/324 Address Space Map

T-49-19-08




Figure 2-3. H8/323 Address Space Map

T-49-19-08

Mode 1 Expand mode without on-chip ROM		Mode 2 Expand mode with on-chip ROM		Mode 3 Single-chip mode		
H'0000	Vector table	H'0000	Vector table	H'0000	Vector table	
H'002F		H'002F		H'002F		
H'0030		H'0030		H'0030		
	External address space	H'1FFF	On-chip ROM, 8 Kbytes	H'0030	On-chip ROM, 8 Kbytes	
		H'2000		H'1FFF		
			Reserved *2			
			H'3FFF			
			External address space			
H'FD7F	Reserved *1 *2	H'FD7F		Reserved *1 *2	H'FD80	Reserved *2
H'FD80		H'FD80			H'FE7F	
H'FE7F		H'FE7F			H'FE80	On-chip RAM, 256 bytes
H'FE80	On-chip RAM,*1 256 bytes	H'FE80	On-chip RAM,*1 256 bytes	H'FE80		
H'FF7F	External address space	H'FF7F	External address space	H'FF7F	On-chip register field	
H'FF80		H'FF80		H'FF80		H'FF90
H'FF8F	On-chip register field	H'FF8F	On-chip register field	H'FF90	On-chip register field	
H'FF90		H'FF90		H'FF90		H'FF9F
H'FF9F	External address space	H'FF9F	External address space	H'FF9F	On-chip register field	
H'FFA0		H'FFA0		H'FFA0		H'FFB0
H'FFAF	On-chip register field	H'FFAF	On-chip register field	H'FFB0	On-chip register field	
H'FFB0		H'FFB0		H'FFB0		H'FFF
H'FFFF		H'FFFF		H'FFFF		

\*1 External memory can be accessed at these addresses when the RAME bit in the system control register (SYSCR) is cleared 0.

\*2 Data read or write is not permitted in these modes.

Figure 2-4. H8/322 Address Space Map

## 2.4 Mode and System Control Registers (MDCR and SYSCR)

T-49-19-08

Two of the control registers in the register field are the mode control register (MDCR) and system control register (SYSCR). The mode control register controls the MCU mode: the operating mode of the H8/325 Series chip. The system control register has a bit that enables or disables the on-chip RAM. Table 2-2 lists the attributes of these registers.

**Table 2-2. Mode and System Control Registers**

Name	Abbreviation	Read/Write	Address
Mode control register	MDCR	R	H'FFC5
System control register	SYSCR	R/W	H'FFC4

### 2.4.1 Mode Control Register (MDCR)—H'FFC5

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	MDS1	MDS0
Initial value	1	1	1	0	0	1	*	*
Read/Write	R	R	R	R	R	R	R	R

\* Initialized according to MD1 and MD0 inputs.

**Bits 7 to 5 and 2—Reserved:** These bits cannot be modified and are always read as 1.

**Bits 4 and 3—Reserved:** These bits cannot be modified and are always read as 0.

**Bits 1 and 0—Mode Select 1 and 0 (MDS1 and MDS0):** These bits indicate the values of the mode pins (MD1 and MD0) latched on the rising edge of the  $\overline{\text{RES}}$  signal. These bits can be read but not written.

**Coding Example:** To test whether the MCU is operating in mode 1:

```
MOV.B @H'FFC5, R0L
CMP.B #H'E5, R0L
```

The comparison is with H'E5 instead of H'01 because bits 7, 6, 5, and 2 are always read as 1.

## 2.4.2 System Control Register (SYSCR)—H'FFC4

T-49-19-08

By setting or clearing bit 0 of the system control register, software can enable or disable the on-chip RAM.

The other bits in the system control register concern the software standby mode and the valid edge of the  $\overline{\text{NMI}}$  signal. These bits will be described in section 4, Exception Handling and section 12, Power-Down State.

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	—	NMIEG	—	RAME
Initial value	0	0	0	0	1	0	1	1
Read/Write	R/W	R/W	R/W	R/W	—	R/W	—	R/W

**Bit 0—RAM Enable (RAME):** This bit enables or disables the on-chip RAM. When the on-chip RAM is disabled, accesses to the corresponding addresses are directed off-chip.

The RAME bit is initialized to 1 by a reset, enabling the on-chip RAM. The setting of the RAME bit is not altered in the sleep mode or software standby mode. It should be cleared to 0 before entering the hardware standby mode. See section 12, Power-Down State.

## Bit 0

**RAME**    **Description**

0	The on-chip RAM is disabled.
1	The on-chip RAM is enabled. (Initial state)

**Coding Example:** To disable the on-chip RAM:

```
BCLR #0, @H'FFC4
```

HITACHI/ (MCU/MPU)

50E D ■ 4496204 0029652 284 ■ HIT3.

T-49-19-08



## Section 3. CPU

T-49-19-08

3

### 3.1 Overview

The H8/325 Series has the generic H8/300 CPU: an 8-bit central processing unit with a speed-oriented architecture featuring sixteen general registers. This section describes the CPU features and functions, including a concise description of the addressing modes and instruction set. For further details on the instructions, see the *H8/300 Series Programming Manual*.

#### 3.1.1 Features

The main features of the H8/300 CPU are listed below.

- Two-way register configuration
  - Sixteen 8-bit general registers, or
  - Eight 16-bit general registers
- Instruction set with 57 basic instructions, including:
  - Multiply and divide instructions
  - Powerful bit-manipulation instructions
- Eight addressing modes
  - Register direct (Rn)
  - Register indirect (@Rn)
  - Register indirect with displacement (@(d:16, Rn))
  - Register indirect with post-increment or pre-decrement (@Rn+ or @-Rn)
  - Absolute address (@aa:8 or @aa:16)
  - Immediate (#xx:8 or #xx:16)
  - PC-relative (@(d:8, PC))
  - Memory indirect (@@aa:8)
- Maximum 64K-byte address space
- High-speed operation
  - All frequently-used instructions are executed two to four states
  - The maximum clock rate is 10MHz
    - 8- or 16-bit register-register add or subtract: 0.2 $\mu$ s
    - 8  $\times$  8-bit multiply: 1.4 $\mu$ s
    - 16  $\div$  8-bit divide: 1.4 $\mu$ s
- Power-down mode
  - SLEEP instruction

### 3.2 Register Configuration

T-49-19-08

Figure 3-1 shows the register structure of the CPU. There are two groups of registers: the general registers and control registers.




Figure 3-1. CPU Registers

#### 3.2.1 General Registers

All the general registers can be used as both data registers and address registers. When used as address registers, the general registers are accessed as 16-bit registers (R0 to R7). When used as data registers, they can be accessed as 16-bit registers, or the high and low bytes can be accessed separately as 8-bit registers.

R7 also functions as the stack pointer, used implicitly by hardware in processing interrupts and subroutine calls. In assembly-language coding, R7 can also be denoted by the letters SP. As indicated in figure 3-2, R7 (SP) points to the top of the stack.




Figure 3-2. Stack Pointer

### 3.2.2 Control Registers

The CPU control registers include a 16-bit program counter (PC) and an 8-bit condition code register (CCR).

**(1) Program Counter (PC):** This 16-bit register indicates the address of the next instruction the CPU will execute. Each instruction is accessed in 16 bits (1 word), so the least significant bit of the PC is ignored (always regarded as 0).

**(2) Condition Code Register (CCR):** This 8-bit register contains internal status information, including carry (C), overflow (V), zero (Z), negative (N), and half-carry (H) flags and the interrupt mask bit (I).

**Bit 7—Interrupt Mask Bit (I):** When this bit is set to “1,” all interrupts except NMI are masked. This bit is set to “1” automatically by a reset and at the start of interrupt handling.

**Bit 6—User Bit (U):** This bit can be written and read by software for its own purposes.

**Bit 5—Half-Carry (H):** This bit is set to “1” when the ADD.B, ADDX.B, SUB.B, SUBX.B, NEG.B, or CMP.B instruction causes a carry or borrow out of bit 3, and is cleared to “0” otherwise. Similarly, it is set to “1” when the ADD.W, SUB.W, or CMP.W instruction causes a carry or borrow out of bit 11, and cleared to “0” otherwise. It is used implicitly in the DAA and DAS instructions.

**Bit 4—User Bit (U):** This bit can be written and read by software for its own purposes.

**Bit 3—Negative (N):** This bit indicates the most significant bit (sign bit) of the result of an instruction.

**Bit 2—Zero (Z):** This bit is set to “1” to indicate a zero result and cleared to “0” to indicate a nonzero result.

**T-49-19-08**

**Bit 1—Overflow (V):** This bit is set to “1” when an arithmetic overflow occurs, and cleared to “0” at other times.

**Bit 0—Carry (C):** This bit is used by:

- Add and subtract instructions, to indicate a carry or borrow at the most significant bit of the result
- Shift and rotate instructions, to store the value shifted out of the most significant or least significant bit
- Bit manipulation and bit load instructions, as a bit accumulator

The LDC, STC, ANDC, ORC, and XORC instructions enable the CPU to load and store the CCR, and to set or clear selected bits by logic operations.

Some instructions leave some or all of the flag bits unchanged. The action of each instruction on the flag bits is shown in Appendix A.1, “Instruction Set List.” See the *H8/300 Series Programming Manual* for further details.

### 3.2.3 Initial Register Values

When the CPU is reset, the program counter (PC) is loaded from the vector table and the interrupt mask bit (I) in the CCR is set to “1.” The other CCR bits and the general registers are not initialized.

In particular, the stack pointer (R7) is not initialized. To prevent program crashes the stack pointer should be initialized by software, by the first instruction executed after a reset.

### 3.3 Addressing Modes

The H8/325 supports eight addressing modes. Each instruction uses a subset of these addressing modes.

**(1) Register Direct—Rn:** The register field of the instruction specifies an 8- or 16-bit general register containing the operand. In most cases the general register is accessed as an 8-bit register. Only the MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits × 8 bits), and DIVXU (16 bits ÷ 8 bits) instructions have 16-bit operands.

**(2) Register indirect—@Rn:** The register field of the instruction specifies a 16-bit general register containing the address of the operand.

**(3) Register Indirect with Displacement—@(d:16, Rn):** This mode, which is used only in MOV instructions, is similar to register indirect but the instruction has a second word (bytes 3 and 4) which is added to the contents of the specified general register to obtain the operand address. For the MOV.W instruction, the resulting address must be even.

**(4) Register Indirect with Post-Increment or Pre-Decrement—@Rn+ or @-Rn:**

- Register indirect with Post-Increment—@Rn+

The @Rn+ mode is used with MOV instructions that load registers from memory.

It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is incremented after the operand is accessed. The size of the increment is 1 or 2 depending on the size of the operand: 1 for MOV.B; 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

- Register Indirect with Pre-Decrement—@-Rn

The @-Rn mode is used with MOV instructions that store register contents to memory.

It is similar to the register indirect mode, but the 16-bit general register specified in the register field of the instruction is decremented before the operand is accessed. The size of the decrement is 1 or 2 depending on the size of the operand: 1 for MOV.B; 2 for MOV.W. For MOV.W, the original contents of the 16-bit general register must be even.

**(5) Absolute Address—@aa:8 or @aa:16:** The instruction specifies the absolute address of the operand in memory. The MOV.B instruction uses an 8-bit absolute address of the form H'FFxx. The upper 8 bits are assumed to be 1, so the possible address range is H'FF00 to H'FFFF (65280 to 65535). The MOV.B, MOV.W, JMP, and JSR instructions can use 16-bit absolute addresses.

(6) **Immediate—#xx:8 or #xx:16:** The instruction contains an 8-bit operand in its second byte, or a 16-bit operand in its third and fourth bytes. Only MOV.W instructions can contain 16-bit immediate values.

The ADDS and SUBS instructions implicitly contain the value 1 or 2 as immediate data. Some bit manipulation instructions contain 3-bit immediate data (#xx:3) in the second or fourth byte of the instruction, specifying a bit number.

T-49-19-08

(7) **PC-Relative—@(d:8, PC):** This mode is used to generate branch addresses in the Bcc and BSR instructions. An 8-bit value in byte 2 of the instruction code is added as a sign-extended value to the program counter contents. The result must be an even number. The possible branching range is -126 to +128 bytes (-63 to +64 words) from the current address.

(8) **Memory Indirect—@@aa:8:** This mode can be used by the JMP and JSR instructions. The second byte of the instruction code specifies an 8-bit absolute address from H'0000 to H'00FF (0 to 255). The word located at this address contains the branch address. Note that addresses H'0000 to H'003D (0 to 61) are located in the vector table.

If an odd address is specified as a branch destination or as the operand address of a MOV.W instruction, the least significant bit is regarded as "0," causing word access to be performed at the address preceding the specified address. See section 3.4.2, "Memory Data Formats" for further information.

### 3.4 Data Formats

T-49-19-08

The H8/300 CPU can process 1-bit data, 4-bit (BCD) data, 8-bit (byte) data, and 16-bit (word) data.

- Bit manipulation instructions operate on 1-bit data specified as bit  $n$  ( $n = 0, 1, 2, \dots, 7$ ) in a byte operand.
- All arithmetic and logic instructions except ADDS and SUBS can operate on byte data.
- The DAA and DAS instruction perform decimal arithmetic adjustments on byte data in packed BCD form. Each nibble of the byte is treated as a decimal digit.
- The MOV.W, ADD.W, SUB.W, CMP.W, ADDS, SUBS, MULXU (8 bits  $\times$  8 bits), and DIVXU (16 bits  $\div$  8 bits) instructions operate on word data.

## 3.4.1 Data Formats in General Registers

T-49-19-08

Data of all the sizes above can be stored in general registers as shown in figure 3-3.

Data type	Register No.	Data format
1-Bit data	RnH	
1-Bit data	RnL	
Byte data	RnH	
Byte data	RnL	
Word data	Rn	
4-Bit BCD data	RnH	
4-Bit BCD data	RnL	

Figure 3-3. Register Data Formats

Note:

RnH: Upper digit of general register

RnL: Lower digit of general register

MSB: Most significant Bit

LSB: Least significant Bit



3.4.2 Memory Data Formats

T-49-19-08

Figure 3-4 indicates the data formats in memory.

Word data stored in memory must always begin at an even address. In word access the least significant bit of the address is regarded as "0." If an odd address is specified, no address error occurs but the access is performed at the preceding even address. This rule affects MOV.W instructions and branching instructions, and implies that only even addresses should be stored in the vector table.

Data type	Address	Data format
1-Bit data	Address n	
Byte data	Address n	
Word data	Even address	
	Odd address	
Byte data (CCR) on stack	Even address	
	Odd address	
Word data on stack	Even address	
	Odd address	

CCR: Condition Code Register  
 \*: Ignored when return

Figure 3-4. Memory Data Formats

The stack must always be accessed a word at a time. When the CCR is pushed on the stack, two identical copies of the CCR are pushed to make a complete word. When they are returned, the lower byte is ignored.

### 3.5 Instruction Set

T-49-19-08

Table 3-1 lists the H8/325 Series instruction set.

**Table 3-1. Instruction Classification**

Function	Instructions	Types
Data transfer	MOV, MOVTPE, MOVEPE, PUSH* <sup>1</sup> , POP* <sup>1</sup>	3
Arithmetic operations	ADD, SUB, ADDX, SUBX, INC, DEC, ADDS, SUBS, DAA, DAS, MULXU, DIVXU, CMP, NEG	14
Logic operations	AND, OR, XOR, NOT	4
Shift	SHAL, SHAR, SHLL, SHLR, ROTL, ROTR, ROTXL, ROTXR	8
Bit manipulation	BSET, BCLR, BNOT, BTST, BAND, BAND, BOR, BIOR, BXOR, BIXOR, BLD, BILD, BST, BIST	14
Branch	Bcc* <sup>2</sup> , JMP, BSR, JSR, RTS	5
System control	RTE, SLEEP, LDC, STC, ANDC, ORC, XORC, NOP	8
Block data transfer	EEPMOV	1
		Total 57

\*<sup>1</sup> PUSH Rn is equivalent to MOV.W Rn, @-SP.

POP Rn is equivalent to MOV.W @SP+, Rn.

\*<sup>2</sup> Bcc is a conditional branch instruction in which cc represents a condition code.

The following sections give a concise summary of the instructions in each category, and indicate the bit patterns of their object code. The notation used is defined next.

## Operation Notation

T-49-19-08

Rd	General register (destination)
Rs	General register (source)
Rn, Rm	General register
rn, rm	General register field
<EAs>	Effective address: general register or memory location
(EAd)	Destination operand
(EAs)	Source operand
SP	Stack pointer
PC	Program counter
CCR	Condition code register
N	N (negative) bit of CCR
Z	Z (zero) bit of CCR
V	V (overflow) bit of CCR
C	C (carry) bit of CCR
#imm	Immediate data
#xx:3	3-Bit immediate data
#xx:8	8-Bit immediate data

#xx:16	16-Bit immediate data
op	Operation field
disp	Displacement
abs	Absolute address
B	Byte
W	Word
+	Addition
-	Subtraction
×	Multiplication
÷	Division
^	AND logical
∨	OR logical
⊕	Exclusive OR logical
→	Move
↔	Exchange
¬	Not
cc	Condition field

## 3.5.1 Data Transfer Instructions

T-49-19-08

Table 3-2 describes the data transfer instructions. Figure 3-5 shows their object code formats.

Table 3-2. Data Transfer Instructions

Instruction	Size*	Function
MOV	B/W	(EAs) → Rd, Rs → (EAd) Moves data between two general registers or between a general register and memory, or moves immediate data to a general register. The Rn, @Rn, @(d:16, Rn), @aa:16, #xx:8 or #xx:16, @-Rn, and @Rn+ addressing modes are available for byte or word data. The @aa:8 addressing mode is available for byte data only. The @-R7 and @R7+ modes require word operands. Do not specify byte size for these two modes.
MOVTPE	B	Rs → (EAd) Transfers data from a general register to memory in synchronization with the E clock.
MOVEPE	B	(EAs) → Rd Transfers data from memory to a general register in synchronization with the E clock.
PUSH	W	Rn → @-SP Pushes a 16-bit general register onto the stack. Equivalent to MOV.W Rn, @-SP.
POP	W	@SP+ → Rn Pops a 16-bit general register from the stack. Equivalent to MOV.W @SP+, Rn.

\* Size: operand size

B: Byte

W: Word

15	8 7	0	MOV Rm → Rn
Op   r <sub>m</sub>   r <sub>n</sub>			
Op   r <sub>m</sub>   r <sub>n</sub>			Rn → @Rm, or @Rm → Rn
Op   r <sub>m</sub>   r <sub>n</sub> disp.			@(d:16, Rm) → Rn, or Rn → @(d:16, Rm)
Op   r <sub>m</sub>   r <sub>n</sub>			@Rm+ → Rn, or Rn → @-Rm
Op   r <sub>n</sub>   abs.			@aa:8 → Rn, or Rn → @aa:8
Op   r <sub>n</sub> abs.			@aa:16 → Rn, or Rn → @aa:16
Op   r <sub>n</sub>   #imm.			#xx:8 → Rn
Op   r <sub>n</sub> #imm.			#xx:16 → Rn
Op   r <sub>n</sub> abs.			MOVFP, MOVTPE MOVFP: d = 0 MOVTPE: d = 1
Op   r <sub>n</sub>			PUSH, POP

**Notation**  
 Op: Operation field  
 d: Direction field (0-load from; 1-store to)  
 r<sub>m</sub>, r<sub>n</sub>: Register field  
 disp.: Displacement  
 abs.: Absolute address  
 #imm.: Immediate data

Figure 3-5. Data Transfer Instruction Codes

## 3.5.2 Arithmetic Operations

T-49-19-08

Table 3-3 describes the arithmetic instructions. See figure 3-6 in section 3.5.4, "Shift Operations" for their object codes.

Table 3-3. Arithmetic Instructions

Instruction	Size*	Function
ADD SUB	B/W	$Rd \pm Rs \rightarrow Rd$ , $Rd + \#imm \rightarrow Rd$ Performs addition or subtraction on data in two general registers, or addition on immediate data and data in a general register. Immediate data cannot be subtracted from data in a general register. Word data can be added or subtracted only when both words are in general registers.
ADDX SUBX	B	$Rd \pm Rs \pm C \rightarrow Rd$ , $Rd \pm \#imm \pm C \rightarrow Rd$ Performs addition or subtraction with carry or borrow on byte data in two general registers, or addition or subtraction on immediate data and data in a general register.
INC DEC	B	$Rd \pm \#1 \rightarrow Rd$ Increments or decrements a general register.
ADDS SUBS	W	$Rd \pm \#imm \rightarrow Rd$ Adds or subtracts immediate data to or from data in a general register. The immediate data must be 1 or 2.
DAA DAS	B	$Rd$ decimal adjust $\rightarrow Rd$ Decimal-adjusts (adjusts to packed BCD) an addition or subtraction result in a general register by referring to the CCR.
MULXU	B	$Rd \times Rs \rightarrow Rd$ Performs 8-bit $\times$ 8-bit unsigned multiplication on data in two general registers, providing a 16-bit result.
DIVXU	B	$Rd \div Rs \rightarrow Rd$ Performs 16-bit $\div$ 8-bit unsigned division on data in two general registers, providing an 8-bit quotient and 8-bit remainder.
CMP	B/W	$Rd - Rs$ , $Rd - \#imm$ Compares data in a general register with data in another general register or with immediate data. Word data can be compared only between two general registers.
NEG	B	$0 - Rd \rightarrow Rd$ Obtains the two's complement (arithmetic complement) of data in a general register.

\* Size: operand size

B: Byte

W: Word

### 3.5.3 Logic Operations

Table 3-4 describes the four instructions that perform logic operations. See figure 3-6 in section 3.5.4, "Shift Operations" for their object codes.

**Table 3-4. Logic Operation Instructions**

T-49-19-08

Instruction	Size*	Function
AND	B	$Rd \wedge Rs \rightarrow Rd, \quad Rd \wedge \#imm \rightarrow Rd$ Performs a logical AND operation on a general register and another general register or immediate data.
OR	B	$Rd \vee Rs \rightarrow Rd, \quad Rd \vee \#imm \rightarrow Rd$ Performs a logical OR operation on a general register and another general register or immediate data.
XOR	B	$Rd \oplus Rs \rightarrow Rd, \quad Rd \oplus \#imm \rightarrow Rd$ Performs a logical exclusive OR operation on a general register and another general register or immediate data.
NOT	B	$\neg(Rd) \rightarrow (Rd)$ Obtains the one's complement (logical complement) of general register contents.

### 3.5.4 Shift Operations

Table 3-5 describes the eight shift instructions. Figure 3-6 shows the object code formats of the arithmetic, logic, and shift instructions.

**Table 3-5. Shift Instructions**

Instruction	Size*	Function
SHAL	B	$Rd \text{ shift} \rightarrow Rd$
SHAR		Performs an arithmetic shift operation on general register contents.
SHLL	B	$Rd \text{ shift} \rightarrow Rd$
SHLR		Performs a logical shift operation on general register contents.
ROTL	B	$Rd \text{ rotate} \rightarrow Rd$
ROTR		Rotates general register contents.
ROTXL	B	$Rd \text{ rotate through carry} \rightarrow Rd$
ROTXR		Rotates general register contents through the C (carry) bit.

\* Size: operand size

B: Byte

T-49-19-08




Figure 3-6. Arithmetic, Logic, and Shift Instruction Codes



## 3.5.5 Bit Manipulations

T-49-19-08

Table 3-6 describes the bit-manipulation instructions. Figure 3-7 shows their object code formats.

Table 3-6. Bit-Manipulation Instructions (1)

Instruction	Size*	Function
BSET	B	$1 \rightarrow (\text{<bit-No.> of <EAd>})$ Sets a specified bit in a general register or memory to "1." The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BCLR	B	$0 \rightarrow (\text{<bit-No.> of <EAd>})$ Clears a specified bit in a general register or memory to "0." The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BNOT	B	$\neg(\text{<bit-No.> of <EAd>}) \rightarrow (\text{<bit-No.> of <EAd>})$ Inverts a specified bit in a general register or memory. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BTST	B	$\neg(\text{<bit-No.> of <EAd>}) \rightarrow Z$ Tests a specified bit in a general register or memory and sets or clears the Z flag accordingly. The bit is specified by a bit number, given in 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (\text{<bit-No.> of <EAd>}) \rightarrow C$ ANDs the C flag with a specified bit in a general register or memory.
BIAND	B	$C \wedge [\neg(\text{<bit-No.> of <EAd>})] \rightarrow C$ ANDs the C flag with the inverse of a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee (\text{<bit-No.> of <EAd>}) \rightarrow C$ ORs the C flag with a specified bit in a general register or memory.
BIOR	B	$C \vee [\neg(\text{<bit-No.> of <EAd>})] \rightarrow C$ ORs the C flag with the inverse of a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data.
BXOR	B	$C \oplus (\text{<bit-No.> of <EAd>}) \rightarrow C$ XORs the C flag with a specified bit in a general register or memory.

\* Size: operand size  
 B: Byte

T-49-19-08

Table 3-6. Bit-Manipulation Instructions (2)

Instruction	Size*	Function
BIXOR	B	$C \oplus \neg[(\text{<bit-No.> of <EAd>}] \rightarrow C$ XORs the C flag with the inverse of a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data.
BLD	B	$(\text{<bit-No.> of <EAd>}) \rightarrow C$ Copies a specified bit in a general register or memory to the C flag.
BILD	B	$\neg(\text{<bit-No.> of <EAd>}) \rightarrow C$ Copies the inverse of a specified bit in a general register or memory to the C flag. The bit number is specified by 3-bit immediate data.
BST	B	$C \rightarrow (\text{<bit-No.> of <EAd>})$ Copies the C flag to a specified bit in a general register or memory.
BIST	B	$\neg C \rightarrow (\text{<bit-No.> of <EAd>})$ Copies the inverse of the C flag to a specified bit in a general register or memory. The bit number is specified by 3-bit immediate data.

\* Size: operand size

B: Byte

**Notes on Bit Manipulation Instructions:** BSET, BCLR, BNOT, BST, and BIST are read-modify-write instructions. They read a byte of data, modify one bit in the byte, then write the byte back. Care is required when these instructions are applied to registers with write-only bits and to the I/O port registers.

Read	Read one data byte at the specified address
Modify	Modify one bit in the data byte
Write	Write the modified data byte back to the specified address

**Example 1:** BCLR is executed to clear bit 0 in the port 4 data direction register (P4DDR) under the following conditions.

P47: Input pin, Low, MOS pull-up transistor on

P46: Input pin, High, MOS pull-up transistor off

P45 – P40: Output pins, Low

The intended purpose of this BCLR instruction is to switch P40 from output to input.

**Before Execution of BCLR Instruction**

T-49-19-08

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
DDR	0	0	1	1	1	1	1	1
DR	1	0	0	0	0	0	0	0
Pull-up Mos	On	Off	Off	Off	Off	Off	Off	Off

**Execution of BCLR Instruction**

BCLR.B #0, @P4DDR ;clear bit 0 in data direction register

**After Execution of BCLR Instruction**

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Output	Output	Output	Output	Output	Output	Output	Input
Pin state	Low	High	Low	Low	Low	Low	Low	High
DDR	1	1	1	1	1	1	1	0
DR	1	0	0	0	0	0	0	0
Pull-up Mos	Off	Off	Off	Off	Off	Off	Off	Off

**Explanation:** To execute the BCLR instruction, the CPU begins by reading P4DDR. Since P4DDR is a write-only register, it is read as H'FF, even though its true value is H'3F.

Next the CPU clears bit 0 of the read data, changing the value to H'FE.

Finally, the CPU writes this value (H'FE) back to P4DDR to complete the BCLR instruction.

As a result, P40DDR is cleared to "0," making P40 an input pin. In addition, P47DDR and P46DDR are set to "1," making P47 and P46 output pins.

**Example 2:** BSET is executed to set bit 0 in the port 4 data register (P4DR) under the following conditions.

- P47: Input pin, Low, MOS pull-up transistor on
- P46: Input pin, High, MOS pull-up transistor off
- P45 – P40: Output pins, Low

The intended purpose of this BSET instruction is to switch the output level at P40 from Low to High.

T-49-19-08

**Before Execution of BSET Instruction**

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
DDR	0	0	1	1	1	1	1	1
DR	1	0	0	0	0	0	0	0
Pull-up Mos	On	Off	Off	Off	Off	Off	Off	Off

**Execution of BSET Instruction**

BSET.B #0, @PORT4 ;set bit 0 in data register

**After Execution of BSET Instruction**

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	High
DDR	0	0	1	1	1	1	1	1
DR	0	1	0	0	0	0	0	1
Pull-up	Off	On	Off	Off	Off	Off	Off	Off

**Explanation:** To execute the BSET instruction, the CPU begins by reading port 4. Since P47 and P46 are input pins, the CPU reads the level of these pins directly, not the value in the data register. It reads P47 as Low ("0") and P46 as High ("1").

Since P45 to P40 are output pins, for these pins the CPU reads the value in the data register ("0"). The CPU therefore reads the value of port 4 as H'40, although the actual value in P4DR is H'80.

Next the CPU sets bit 0 of the read data to "1," changing the value to H'41.

Finally, the CPU writes this value (H'41) back to P4DR to complete the BSET instruction.

As a result, bit P40 is set to "1," switching pin P40 to High output. In addition, bits P47 and P46 are both modified, changing the on/off settings of the MOS pull-up transistors of pins P47 and P46.

**Programming Solution:** The switching of the pull-ups for P47 and P46 in example 2 can be avoided by reserving a byte in RAM as a temporary register for P4DR and using it as follows. RAM0 is a symbol for the user-selected address of the temporary register.

T-49-19-08

**Before Execution of BSET Instruction**

MOV.B #80, R0L ;write data (H'80) for data register  
 MOV.B R0L, @RAM0 ;write to DR temporary register (RAM0)  
 MOV.B R0L, @PORT4 ;write to DR

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	Low
DDR	0	0	1	1	1	1	1	1
DR	1	0	0	0	0	0	0	0
Pull-up Mos	On	Off	Off	Off	Off	Off	Off	Off
RAM0	1	0	0	0	0	0	0	0

**Execution of BSET Instruction**

BSET.B #0, @RAM0 ;set bit 0 in DR temporary register (RAM0)

**After Execution of BSET Instruction**

MOV.B @RAM0, R0L ;obtain value of temporary register RAM0  
 MOV.B R0L, @PORT4 ;write value to DR

	P47	P46	P45	P44	P43	P42	P41	P40
Input/output	Input	Input	Output	Output	Output	Output	Output	Output
Pin state	Low	High	Low	Low	Low	Low	Low	High
DDR	0	0	1	1	1	1	1	1
DR	1	0	0	0	0	0	0	1
Pull-up Mos	On	Off	Off	Off	Off	Off	Off	Off
RAM0	1	0	0	0	0	0	0	1

15	8 7	0			BSET, BCLR, BNOT, BTST Operand: register direct (Rn) Bit No.: immediate (#xx:3)
			Op	#imm.	r <sub>n</sub>
			Op	r <sub>m</sub>	r <sub>n</sub>
			Op	r <sub>n</sub>	0 0 0 0
			Op	#imm.	0 0 0 0
			Op	r <sub>n</sub>	0 0 0 0
			Op	r <sub>m</sub>	0 0 0 0
			Op	abs.	
			Op	#imm.	0 0 0 0
			Op	abs.	
			Op	r <sub>m</sub>	0 0 0 0
			Op	#imm.	r <sub>n</sub>
			Op	r <sub>n</sub>	0 0 0 0
			Op	#imm.	0 0 0 0
			Op	abs.	
			Op	#imm.	0 0 0 0
			Op	#imm.	r <sub>n</sub>
			Op	r <sub>n</sub>	0 0 0 0
			Op	#imm.	0 0 0 0
			Op	abs.	
			Op	#imm.	0 0 0 0
			Op	#imm.	r <sub>n</sub>
			Op	r <sub>n</sub>	0 0 0 0
			Op	#imm.	0 0 0 0
			Op	abs.	
			Op	#imm.	0 0 0 0

<b>Notation</b>	
Op:	Operation field
r <sub>m</sub> , r <sub>n</sub> :	Register field
abs.:	Absolute address
#imm.:	Immediate data

Figure 3-7. Bit Manipulation Instruction Codes

## 3.5.6 Branching Instructions

T-49-19-08

Table 3-7 describes the branching instructions. Figure 3-8 shows their object code formats.

Table 3-7. Branching Instructions

Instruction	Size	Function																																																																				
Bcc	—	Branches if condition cc is true.																																																																				
		<table border="1"> <thead> <tr> <th>Mnemonic</th> <th>cc Field</th> <th>Description</th> <th>Condition</th> </tr> </thead> <tbody> <tr> <td>BRA (BT)</td> <td>0 0 0 0</td> <td>Always (True)</td> <td>Always</td> </tr> <tr> <td>BRN (BF)</td> <td>0 0 0 1</td> <td>Never (False)</td> <td>Never</td> </tr> <tr> <td>BHI</td> <td>0 0 1 0</td> <td>High</td> <td><math>C \vee Z = 0</math></td> </tr> <tr> <td>BLS</td> <td>0 0 1 1</td> <td>Low or Same</td> <td><math>C \vee Z = 1</math></td> </tr> <tr> <td>BCC (BHS)</td> <td>0 1 0 0</td> <td>Carry Clear (High or Same)</td> <td><math>C = 0</math></td> </tr> <tr> <td>BCS (BLO)</td> <td>0 1 0 1</td> <td>Carry Set (Low)</td> <td><math>C = 1</math></td> </tr> <tr> <td>BNE</td> <td>0 1 1 0</td> <td>Not Equal</td> <td><math>Z = 0</math></td> </tr> <tr> <td>BEQ</td> <td>0 1 1 1</td> <td>Equal</td> <td><math>Z = 1</math></td> </tr> <tr> <td>BVC</td> <td>1 0 0 0</td> <td>Overflow Clear</td> <td><math>V = 0</math></td> </tr> <tr> <td>BVS</td> <td>1 0 0 1</td> <td>Overflow Set</td> <td><math>V = 1</math></td> </tr> <tr> <td>BPL</td> <td>1 0 1 0</td> <td>Plus</td> <td><math>N = 0</math></td> </tr> <tr> <td>BMI</td> <td>1 0 1 1</td> <td>Minus</td> <td><math>N = 1</math></td> </tr> <tr> <td>BGE</td> <td>1 1 0 0</td> <td>Greater or Equal</td> <td><math>N \oplus V = 0</math></td> </tr> <tr> <td>BLT</td> <td>1 1 0 1</td> <td>Less Than</td> <td><math>N \oplus V = 1</math></td> </tr> <tr> <td>BGT</td> <td>1 1 1 0</td> <td>Greater Than</td> <td><math>Z \vee (N \oplus V) = 0</math></td> </tr> <tr> <td>BLE</td> <td>1 1 1 1</td> <td>Less or Equal</td> <td><math>Z \vee (N \oplus V) = 1</math></td> </tr> </tbody> </table>	Mnemonic	cc Field	Description	Condition	BRA (BT)	0 0 0 0	Always (True)	Always	BRN (BF)	0 0 0 1	Never (False)	Never	BHI	0 0 1 0	High	$C \vee Z = 0$	BLS	0 0 1 1	Low or Same	$C \vee Z = 1$	BCC (BHS)	0 1 0 0	Carry Clear (High or Same)	$C = 0$	BCS (BLO)	0 1 0 1	Carry Set (Low)	$C = 1$	BNE	0 1 1 0	Not Equal	$Z = 0$	BEQ	0 1 1 1	Equal	$Z = 1$	BVC	1 0 0 0	Overflow Clear	$V = 0$	BVS	1 0 0 1	Overflow Set	$V = 1$	BPL	1 0 1 0	Plus	$N = 0$	BMI	1 0 1 1	Minus	$N = 1$	BGE	1 1 0 0	Greater or Equal	$N \oplus V = 0$	BLT	1 1 0 1	Less Than	$N \oplus V = 1$	BGT	1 1 1 0	Greater Than	$Z \vee (N \oplus V) = 0$	BLE	1 1 1 1	Less or Equal	$Z \vee (N \oplus V) = 1$
Mnemonic	cc Field	Description	Condition																																																																			
BRA (BT)	0 0 0 0	Always (True)	Always																																																																			
BRN (BF)	0 0 0 1	Never (False)	Never																																																																			
BHI	0 0 1 0	High	$C \vee Z = 0$																																																																			
BLS	0 0 1 1	Low or Same	$C \vee Z = 1$																																																																			
BCC (BHS)	0 1 0 0	Carry Clear (High or Same)	$C = 0$																																																																			
BCS (BLO)	0 1 0 1	Carry Set (Low)	$C = 1$																																																																			
BNE	0 1 1 0	Not Equal	$Z = 0$																																																																			
BEQ	0 1 1 1	Equal	$Z = 1$																																																																			
BVC	1 0 0 0	Overflow Clear	$V = 0$																																																																			
BVS	1 0 0 1	Overflow Set	$V = 1$																																																																			
BPL	1 0 1 0	Plus	$N = 0$																																																																			
BMI	1 0 1 1	Minus	$N = 1$																																																																			
BGE	1 1 0 0	Greater or Equal	$N \oplus V = 0$																																																																			
BLT	1 1 0 1	Less Than	$N \oplus V = 1$																																																																			
BGT	1 1 1 0	Greater Than	$Z \vee (N \oplus V) = 0$																																																																			
BLE	1 1 1 1	Less or Equal	$Z \vee (N \oplus V) = 1$																																																																			
JMP	—	Branches unconditionally to a specified address.																																																																				
JSR	—	Branches to a subroutine at a specified address.																																																																				
BSR	—	Branches to a subroutine at a specified displacement from the current address.																																																																				
RTS	—	Returns from a subroutine																																																																				

T-49-19-08




Figure 3-8. Branching Instruction Codes



## 3.5.7 System Control Instructions

T-49-19-08

Table 3-8 describes the system control instructions. Figure 3-9 shows their object code formats.

Table 3-8. System Control Instructions

Instruction	Size	Function
RTE	—	Returns from an exception-handling routine.
SLEEP	—	Causes a transition to the power-down state.
LDC	B	$R_s \rightarrow CCR$ , $\#imm \rightarrow CCR$ Moves immediate data or general register contents to the condition code register.
STC	B	$CCR \rightarrow R_d$ Copies the condition code register to a specified general register.
ANDC	B	$CCR \wedge \#imm \rightarrow CCR$ Logically ANDs the condition code register with immediate data.
ORC	B	$CCR \vee \#imm \rightarrow CCR$ Logically ORs the condition code register with immediate data.
XORC	B	$CCR \oplus \#imm \rightarrow CCR$ Logically exclusive-ORs the condition code register with immediate data.
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.

\* Size: operand size

B: Byte




Figure 3-9. System Control Instruction Codes

### 3.5.8 Block Data Transfer Instruction

Table 3-9 describes the EEPMOV instruction. Figure 3-10 shows its object code format.

Table 3-9. Block Data Transfer Instruction/EEPROM Write Operation

Instruction	Size	Function
EEPMOV	—	if R4L ≠ 0 then repeat @R5+ → @R6+ R4L - 1 → R4L until R4L = 0 else next; Moves a data block according to parameters set in general registers R4L, R5, and R6. R4L: size of block (bytes) R5: starting source address R6: starting destination address Execution of the next instruction starts as soon as the block transfer is completed.






Figure 3-10. Block Data Transfer Instruction/EEPROM Write Operation Code

**Notes on EEPMOV Instruction**

1. The EEPMOV instruction is a block data transfer instruction. It moves the number of bytes specified by R4L from the address specified by R5 to the address specified by R6.



2. When setting R4L and R6, make sure that the final destination address (R6 + R4L) does not exceed H'FFFF. The value in R6 must not change from H'FFFF to H'0000 during execution of the instruction.



**3.6 CPU States**

The CPU has three states: the program execution state, exception-handling state, and power-down state. The power-down state is further divided into three modes: the sleep mode, software standby mode, and hardware standby mode. Figure 3-11 summarizes these states, and figure 3-12 shows a map of the state transitions.




Figure 3-11. Operating States

T-49-19-08




Figure 3-12. State Transitions

### 3.6.1 Program Execution State

In this state the CPU executes program instructions in sequence. The main program, subroutines, and interrupt-handling routines are all executed in this state.

### 3.6.2 Exception-Handling State

The exception-handling state is a transient state that occurs when the CPU is reset or accepts an interrupt. In this state the CPU carries out a hardware-controlled sequence that prepares it to execute a user-coded exception-handling routine.

In the hardware exception-handling sequence the CPU does the following:

- (1) Saves the program counter and condition code register to the stack (except in the case of a reset).
- (2) Sets the interrupt mask (I) bit in the condition code register to "1."
- (3) Fetches the start address of the exception-handling routine from the vector table.
- (4) Branches to that address, returning to the program execution state.

See section 4, "Exception Handling," for further information on the exception-handling state.

### 3.6.3 Power-Down State

T-49-19-08

The power-down state includes three modes: the sleep mode, the software standby mode, and the hardware standby mode.

**(1) Sleep Mode:** The sleep mode is entered when a SLEEP instruction is executed. The CPU halts, but CPU register contents remain unchanged and the on-chip supporting modules continue to function.

When an interrupt or reset signal is received, the CPU returns through the exception-handling state to the program execution state.

**(2) Software Standby Mode:** The software standby mode is entered if the SLEEP instruction is executed while the SSBY (Software Standby) bit in the system control register (SYSCR) is set. The CPU and all on-chip supporting modules halt. The on-chip supporting modules are initialized, but the contents of the on-chip RAM and CPU registers remain unchanged. I/O port outputs also remain unchanged.

**(3) Hardware Standby Mode:** The hardware standby mode is entered when the input at the STBY pin goes Low. All chip functions halt, including I/O port output. The on-chip supporting modules are initialized, but on-chip RAM contents are held.

See section 12, "Power-Down State" for further information.

## 3.7 Access Timing and Bus Cycle

The CPU is driven by the system clock ( $\emptyset$ ). The period from one rising edge of the system clock to the next is referred to as a "state."

Memory access is performed in a two-or three-state bus cycle as described below. For more detailed timing diagrams of the bus cycles, see section 15, "Electrical Specifications."

### 3.7.1 Access to On-Chip Memory (RAM and ROM)

On-chip ROM and RAM are accessed in a cycle of two states designated T1 and T2. Either byte or word data can be accessed, via a 16-bit data bus. Figure 3-13 shows the on-chip memory access cycle. Figure 3-14 shows the associated pin states.




Figure 3-13. On-Chip Memory Access Cycle




Figure 3-14. Pin States during On-Chip Memory Access Cycle

### 3.7.2 Access to On-Chip Register Field and External Devices

T-49-19-08

The on-chip register field (I/O ports, dual-port RAM, on-chip supporting module registers, etc.) and external devices are accessed in a cycle consisting of three states: T1, T2, and T3. Only one byte of data can be accessed per cycle, via an 8-bit data bus. Access to word data or instruction codes requires two consecutive cycles (six states).

**Wait States:** If requested, additional wait states ( $T_w$ ) are inserted between T2 and T3. The  $\overline{\text{WAIT}}$  pin is sampled at the center of state T2. If it is Low, a wait state is inserted after T2. The  $\overline{\text{WAIT}}$  pin is also sampled at the center of each wait state and if it is still Low, another wait state is inserted. An external device can have any number of wait states inserted by holding  $\overline{\text{WAIT}}$  Low for the necessary duration.

The bus cycle for the MOVTPC and MOVFPC instructions will be described in section 15, "E-Clock Interface."

Figure 3-15 shows the access cycle for the on-chip register field. Figure 3-16 shows the associated pin states. Figures 3-17 (a) and (b) show the read and write access timing for external devices.




Figure 3-15. On-Chip Register Field Access Cycle




Figure 3-16. Pin States during On-Chip Register Field Access Cycle




Figure 3-17 (a). External Device Access Timing (read)






Figure 3-17 (b). External Device Access Timing (write)

HITACHI/ (MCU/MPU)

SOE D ■ 4496204 0029686 667 ■ HIT3

T-49-19-08

## Section 4. Exception Handling

T-49-19-08

### 4.1 Overview

The H8/325 Series recognizes only two kinds of exceptions: interrupts and the reset. Table 4-1 indicates their priority and the timing of their hardware exception-handling sequence. The ROMless versions (HD6413258, HD6413238) are used only in mode 1 (expanded mode with on-chip ROM disabled).

4

Table 4-1. Reset and Interrupt Exceptions

Priority	Type of exception	Timing of exception-handling sequence
High	Reset	When $\overline{\text{RES}}$ goes low, the chip enters the reset state immediately. The hardware exception-handling sequence (reset sequence) begins as soon as $\overline{\text{RES}}$ goes high again.
Low	Interrupt	When an interrupt is requested, the hardware exception-handling sequence (interrupt sequence) begins at the end of the current instruction, or at the end of the current hardware exception-handling sequence.

### 4.2 Reset

#### 4.2.1 Overview

A reset has the highest exception-handling priority. When the  $\overline{\text{RES}}$  pin goes low, all current processing stops and the chip enters the reset state. The internal state of the CPU and the registers of the on-chip supporting modules are initialized. When  $\overline{\text{RES}}$  returns from low to high, the chip comes out of the reset state via the reset exception-handling sequence.

#### 4.2.2 Reset Sequence

The reset state begins when  $\overline{\text{RES}}$  goes low. To ensure correct resetting, at power-on the  $\overline{\text{RES}}$  pin should be held low for at least 20ms. In a reset during operation, the  $\overline{\text{RES}}$  pin should be held low for at least 10 system clock ( $\emptyset$ ) cycles.

When  $\overline{\text{RES}}$  returns from low to high, hardware carries out the following reset exception-handling sequence.

- (1) The value at the mode pins (MD1 and MD0) is latched in bits MDS1 and MDS0 of the mode control register (MDCR).
- (2) In the condition code register (CCR), the I bit is set to 1 to mask interrupts.
- (3) The registers of the I/O ports and on-chip supporting modules are initialized.
- (4) The CPU loads the program counter with the first word in the vector table (stored at addresses H'0000 and H'0001) and starts program execution.

T-49-19-08

The  $\overline{\text{RES}}$  pin should be held low when power is switched off, as well as when power is switched on.

Figure 4-1 indicates the timing of the reset sequence when the vector table and reset routine are located in on-chip ROM. Figure 4-2 indicates the timing when they are in off-chip memory.





Figure 4-1. Reset Sequence (Mode 2 or 3, Reset Routine in On-Chip ROM)



- (1),(3) Reset vector address: (1)=H'0000, (3)=H'0001
- (2),(4) Starting address of reset routine (contents of reset vector): (2)=upper byte, (4)=lower byte
- (5),(7) Starting address of reset routine: (5)=(2)(4), (7)=(2)(4)+1
- (6),(8) First instruction of reset routine: (6)=first byte, (8)=second byte

Figure 4-2. Reset Sequence (Mode 1)

### 4.2.3 Disabling of Interrupts after Reset

T-49-19-08

All interrupts, including NMI, are disabled immediately after a reset. The first program instruction, located at the address specified at the top of the vector table, is therefore always executed. To prevent program crashes, this instruction should initialize the stack pointer (example: MOV.W #xx:16, SP). After execution of this instruction, the NMI interrupt is enabled. Other interrupts remain disabled until their enable bits are set to 1.

## 4.3 Interrupts

### 4.3.1 Overview

There are four input pins for external interrupts (NMI, IRQ0 to IRQ2). There are also 17 internal interrupts originating on-chip. The features of these interrupts are:

- All internal and external interrupts except NMI can be masked by the I bit in the CCR.
- IRQ0 to IRQ2 can be rising-edge-sensed, falling-edge-sensed, or level-sensed. The type of sensing can be selected for each interrupt individually. NMI is edge-sensed, and either the rising or falling edge can be selected.
- Interrupts are individually vectored. The software interrupt-handling routine does not have to determine what type of interrupt has occurred.

Table 4-2 lists all the interrupts in their order of priority and gives their vector numbers and the addresses of their entries in the vector table.



Table 4-3. Registers Read by Interrupt Controller

T-49-19-08

Name	Abbreviation	Read/Write	Address
System control register	SYSCR	R/W	H'FFC4
IRQ sense control register	ISCR	R/W	H'FFC6
IRQ enable register	IER	R/W	H'FFC7

## (1) System Control Register (SYSCR)—H'FFC4

Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	—	NMIEG	—	RAME
Initial value	0	0	0	0	1	0	1	1
Read/Write	R/W	R/W	R/W	R/W	—	R/W	—	R/W

Bit 2 (NMIEG) is the only bit read by the interrupt controller.

**Bit 2—Nonmaskable Interrupt Edge (NMIEG):** Determines whether a nonmaskable interrupt is generated on the falling or rising edge of the  $\overline{\text{NMI}}$  input signal.

## Bit 2

NMIEG	Description
0	An interrupt is generated on the falling edge of $\overline{\text{NMI}}$ . (Initial state)
1	An interrupt is generated on the rising edge of $\overline{\text{NMI}}$ .

See section 10, RAM and section 12, Power-Down State for information on the other SYSCR bits.

## (2) IRQ Sense Control Register (ISCR)—H'FFC6

Bit	7	6	5	4	3	2	1	0
	—	IRQ2EG	IRQ1EG	IRQ0EG	—	IRQ2SC	IRQ1SC	IRQ0SC
Initial value	1	0	0	0	1	0	0	0
Read/Write	—	R/W	R/W	R/W	—	R/W	R/W	R/W

**Bits 6 and 2—IRQ2 Sense Control (IRQ2SC and IRQ2EG):** These bits select how the input at the  $\overline{\text{IRQ2}}$  pin is sensed.



T-49-19-08

Bit 2 IRQ2SC	Bit 6 IRQ2EG	Description
0	0	The low level of $\overline{\text{IRQ2}}$ generates an interrupt request. (Initial state)
0	1	
1	0	The falling edge of $\overline{\text{IRQ2}}$ generates an interrupt request.
1	1	The rising edge of $\overline{\text{IRQ2}}$ generates an interrupt request.

**Bits 5 and 1—IRQ1 Sense Control (IRQ1SC and IRQ1EG):** These bits select how the input at the  $\overline{\text{IRQ1}}$  pin is sensed.

Bit 1 IRQ1SC	Bit 5 IRQ1EG	Description
0	0	The low level of $\overline{\text{IRQ1}}$ generates an interrupt request. (Initial state)
0	1	
1	0	The falling edge of $\overline{\text{IRQ1}}$ generates an interrupt request.
1	1	The rising edge of $\overline{\text{IRQ1}}$ generates an interrupt request.

**Bits 4 and 0—IRQ0 Sense Control (IRQ0SC and IRQ0EG):** These bits select how the input at the  $\overline{\text{IRQ0}}$  pin is sensed.

Bit 0 IRQ0SC	Bit 4 IRQ0EG	Description
0	0	The low level of $\overline{\text{IRQ0}}$ generates an interrupt request. (Initial state)
0	1	
1	0	The falling edge of $\overline{\text{IRQ0}}$ generates an interrupt request.
1	1	The rising edge of $\overline{\text{IRQ0}}$ generates an interrupt request.

### (3) IRQ Enable Register (IER)—H'FFC7

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	IRQ2E	IRQ1E	IRQ0E
Initial value	1	1	1	1	1	0	0	0
Read/Write	—	—	—	—	—	R/W	R/W	R/W

**Bits 0 to 2—IRQ0 to IRQ2 Enable (IRQ0E to IRQ2E):** These bits enable or disable the IRQ0, IRQ1, and IRQ2 interrupts individually.

T-49-19-08

Bit i (i = 0 to 2)

IRQiE	Description	
0	IRQi is disabled.	(Initial state)
1	IRQi is enabled.	

Edge-sensed interrupt signals are latched (if enabled) and held until the interrupt is served. They are latched even if the interrupt mask bit (I) is set in the CCR, and even if bits IRQ0E to IRQ2E are cleared to 0. Level-sensed interrupts are not latched.

### 4.3.3 External Interrupts

The external interrupts are NMI and IRQ0 to IRQ2.

While the CPU is waiting for one of these interrupts, it is possible to conserve power by entering software standby mode. When the interrupt arrives, the chip will recover automatically to the program execution state, handle the interrupt, then continue executing the main program. See section 12, Power-Down State for further information on software standby mode.

**(1) NMI:** A nonmaskable interrupt is generated on the rising or falling edge of the  $\overline{\text{NMI}}$  input signal regardless of whether the I (interrupt mask) bit is set in the CCR. The valid edge is selected by the NMIEG bit in the system control register.

An NMI has highest priority and is always accepted as soon as the current instruction ends, unless the current instruction is an ANDC, ORC, XORC, or LDC instruction. When an NMI interrupt is accepted the interrupt mask (I bit) is set, so the NMI handling routine cannot be interrupted except by another NMI.

The NMI vector number is 3. Its entry is located at address H'0006 in the vector table.

**(2) IRQ0 to IRQ2:** These interrupt signals are level-sensed or sensed on the rising or falling edge of the input, as selected by the ISCR bits. These interrupts can be masked collectively by the I bit in the CCR, and can be enabled and disabled individually by setting and clearing the bits in the IRQ enable register. When one of these interrupts is accepted, the I bit is set to 1 to mask further interrupts (except  $\overline{\text{NMI}}$ ).

These interrupts are second in priority to NMI. Among them, IRQ0 has the highest priority and IRQ2 the lowest priority. Interrupts IRQ0 to IRQ2 do not depend on whether pins  $\overline{\text{IRQ0}}$  to  $\overline{\text{IRQ2}}$  are input or output pins. When using external interrupts IRQ0 to IRQ2, clear the corresponding DDR bits to 0 to set these pins to the input state.

#### 4.3.4 Internal Interrupts

Seventeen internal interrupts can be requested by the on-chip supporting modules. All of them are masked when the I bit in the CCR is set. In addition, they can all be enabled or disabled by bits in the control registers of the on-chip supporting modules. When one of these interrupts is accepted, the I bit is set to 1 to mask further interrupts (except  $\overline{\text{NMI}}$ ).

Power can be conserved by waiting for an internal interrupt in sleep mode, in which the CPU halts but the on-chip supporting modules continue to run. When the interrupt arrives, the CPU returns to the program-execution state, services the interrupt, then resumes execution of the main program. See section 12, Power-Down State for further information on the sleep mode.

The input strobe interrupt (ISI) can also be waited for in software standby mode. The chip recovers from software standby mode when an input strobe interrupt is requested.

The internal interrupt signals received by the interrupt controller are generated from flag bits in the registers of the on-chip supporting modules. The interrupt controller does not reset these flag bits when accepting the interrupt.

For the vector numbers and priority order of these interrupts, see table 4-2.

**Note:** When disabling internal interrupts, note the following points.

1. Set the interrupt mask (I) to 1 before disabling an internal interrupt or clearing its interrupt flag.
2. If an instruction that disables or clears an internal interrupt is executed while the interrupt mask (I) is cleared to 0, and the interrupt is requested during execution of the instruction, the CPU resolves this conflict as follows:
  - ① If one or more other interrupts are also requested, the other interrupt with the highest priority is served.
  - ② If no other interrupt is requested, the CPU branches to the reset address.

**Example:** A sample program for disabling the output compare A interrupt is shown below. The OCIAE bit in the TCR should be cleared only when I = 1, as in this example.

```

ORC      #80, CCR          ; Set I bit
BCLR     #5, @TCR         ; Disable output compare A interrupt
ANDC     #7F, CCR         ; Clear I bit

```

**Note:** Interrupt requests are not detected immediately after the ANDC, ORC, XORC, and LDC instructions.

### 4.3.5 Interrupt Handling

T-49-19-08

Figure 4-3 shows a block diagram of the interrupt controller. Figure 4-4 is a flowchart showing the operation of the interrupt controller and the sequence by which an interrupt is accepted. This sequence is outlined below.

- (1) The interrupt controller receives an interrupt request signal. Interrupt request signals can be generated by  $\overline{\text{NMI}}$  input, or by other interrupt sources if enabled.
- (2) When notified of an interrupt, the interrupt controller scans the interrupt signals in priority order and selects the one with the highest priority. (See table 4-2 for the priority order.) Other requested interrupts remain pending.
- (3) The interrupt controller accepts the interrupt if it is an NMI, or if it is another interrupt and the I bit in the CCR is cleared to 0. If the interrupt is not an NMI and the I bit is set to 1, the interrupt is held pending.
- (4) When an interrupt is accepted, after completion of the current instruction, first the PC then the CCR is pushed onto the stack. See figure 4-5. The stacked PC indicates the address of first instruction executed after return from the interrupt-handling routine.
- (5) The interrupt controller sets the I bit in the CCR to 1, masking all further interrupts except NMI during the interrupt-handling routine.
- (6) The interrupt controller generates the vector address of the interrupt and loads the word at this address into the program counter.

The timing of this sequence is shown in figure 4-6 for the case in which the program and vector table are in on-chip ROM and the stack is in on-chip RAM.

T-49-19-08




Figure 4-3. Block Diagram of Interrupt Controller

T-49-19-08




Figure 4-4. Hardware Interrupt-Handling Sequence




Figure 4-5. Usage of Stack in Interrupt Handling




Figure 4-6. Timing of Interrupt Sequence



### 4.3.6 Interrupt Response Time

1-49-19-08

Table 4-4 indicates the time that elapses from an interrupt request signal until the first instruction of the software interrupt-handling routine is executed. Since the H8/325 Series accesses its on-chip memory 16 bits at a time, very fast interrupt service can be obtained by placing interrupt-handling routines in on-chip ROM and the stack in on-chip RAM.

**Table 4-4. Number of States before Interrupt Service**


No.	Reason for wait	Number of states	
		On-chip memory	External memory
1	Interrupt priority decision	2*3	2*3
2	Wait for completion of current instruction*1	1 to 13	5 to 17*2
3	Save PC and CCR	4	12*2
4	Fetch vector	2	6*2
5	Fetch instruction	4	12*2
6	Internal processing	4	4
Total		17 to 29	41 to 53*2

- Notes:**
1. These values do not apply if the current instruction is an EEPMOV, MOVFPE, or MOVTPE instruction.
  2. If wait states are inserted in external memory access, these values may be longer.
  3. 1 for internal interrupts.

### 4.4 Note on Stack Handling

In word access, the least significant bit of the address is always assumed to be 0. The stack is always accessed by word access. Care should be taken to keep an even value in the stack pointer (general register R7). Use the PUSH and POP (or MOV.W Rn, @-SP and MOV.W @SP+, Rn) instructions to push and pop registers on the stack.

Setting the stack pointer to an odd value can cause programs to crash. Figure 4-7 shows an example of damage caused when the stack pointer contains an odd address.



**Figure 4-7. Example of Damage Caused by Setting an Odd Address in R7**

Although the CCR consists of only one byte, it is treated as word data when pushed on the stack. In the hardware interrupt exception-handling sequence, two identical CCR bytes are pushed onto the stack to make a complete word. When popped from the stack by an RTE instruction, the CCR is loaded from the byte stored at the even address. The byte stored at the odd address is ignored.

## Section 5. I/O Ports

T-49-19-08

### 5.1 Overview

The H8/325 Series has seven parallel I/O ports, including:

- Five 8-bit input/output ports—ports 1, 2, 3, 4, and 7
- One 7-bit input/output port—port 6
- One 6-bit input/output port—port 5

All ports have programmable MOS input pull-ups. Ports 1 and 2 can drive LEDs.

Input and output are memory-mapped. The CPU views each port as a data register (DR) located in the register field at the high end of the address space. Each port also has a data direction register (DDR) which determines which pins are used for input and which for output.

**Output:** To send data to an output port, the CPU selects output in the data direction register and writes the desired data in the data register, causing the data to be held in a latch. The latch output drives the pin through a buffer amplifier. If the CPU reads the data register of an output port, it obtains the data held in the latch rather than the actual level of the pin.

**Input:** To read data from an I/O port, the CPU selects input in the data direction register and reads the data register. This causes the input logic level at the pin to be placed directly on the internal data bus. There is no intervening input latch, except for port 3 when parallel handshaking is used.

**MOS Pull-Up:** The MOS pull-ups for input pins are controlled as follows. To turn on the pull-up transistor for a pin, software must first clear its data direction bit to 0 to make the pin an input pin, then write a 1 in the data bit for that pin. The pull-up can be turned off by writing a 0 in the data bit, or a 1 in the data direction bit. The pull-ups are also turned off by a reset and by entry to the hardware standby mode.

The data direction registers are write-only registers; their contents are invisible to the CPU. If the CPU reads a data direction register all bits are read as 1, regardless of their true values. Care is required if bit manipulation instructions are used to set and clear the data direction bits. See the note on bit manipulation instructions in section 3.5.5, Bit Manipulations.

**Auxiliary Functions:** In addition to their general-purpose input/output functions, all of the I/O ports have auxiliary functions. Most of the auxiliary functions are software-selectable and must be enabled by setting bits in control registers. When selected, an auxiliary function usually replaces the general-purpose input/output function, but in some cases both functions operate simultaneously. Table 5-1 summarizes the auxiliary functions of the ports.

**Table 5-1. Auxiliary Functions of Input/Output Ports****T-49-19-08**

<b>I/O Port</b>	<b>Auxiliary functions</b>	
Port 1	Address bus (low)	(Note 1)
Port 2	Address bus (high)	(Note 1)
Port 3	Data bus or parallel handshaking data lines	(Note 2)
Port 4	System clock and E clock output, 8-bit timer input and output	
Port 5	Serial communication interface	
Port 6	Free-running timer input and output, IRQ2 to IRQ0	
Port 7	Bus control and parallel handshaking control	

**Notes:**

\*1 Selected automatically in mode 1; software-selectable in mode 2

\*2 Data bus function is selected automatically in modes 1 and 2

**5.2 Port 1**

Port 1 is an 8-bit input/output port that also provides the low bits of the address bus. The function of port 1 depends on the MCU mode as indicated in table 5-2.

**Table 5-2. Functions of Port 1**

<b>Mode 1</b>	<b>Mode 2</b>	<b>Mode 3</b>
Address bus (low) (A7 to A0)	Input port or Address bus (low) (A7 to A0)*	Input/output port

\* Depending on the bit settings in the data direction register: 0—input pin; 1—address pin

Pins of port 1 can drive a single TTL load and a 90-pF capacitive load when they are used as output pins. They can also drive light-emitting diodes or a Darlington pair.

Table 5-3 details the port 1 registers.

T-49-19-08

**Table 5-3. Port 1 Registers**

Name	Abbreviation	Read/Write	Initial value	Address
Port 1 data direction register	P1DDR	W	H'FF (mode 1) H'00 (modes 2 and 3)	H'FFB0
Port 1 data register	P1DR	R/W	H'00	H'FFB2

**Port 1 Data Direction Register (P1DDR)—H'FFB0**

Bit	7	6	5	4	3	2	1	0
	P17DDR	P16DDR	P15DDR	P14DDR	P13DDR	P12DDR	P11DDR	P10DDR
Mode 1								
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	—	—	—	—
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P1DDR is an 8-bit register that selects the direction of each pin in port 1. A pin functions as an output pin if the corresponding bit in P1DDR is set to 1, and as an input pin if the bit is cleared to 0.

**Port 1 Data Register (P1DR)—H'FFB2**

Bit	7	6	5	4	3	2	1	0
	P17	P16	P15	P14	P13	P12	P11	P10
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P1DR is an 8-bit register containing output data for pins P17 to P10, and controlling their input pull-ups.

**MOS Pull-Ups:** Are available for input pins in modes 2 and 3. Software can turn on the MOS pull-up by writing a 1 in P1DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins in modes 2 and 3, and for all pins in mode 1.

**Mode 1:** In mode 1 (expanded mode without on-chip ROM), port 1 is automatically used for address output. The port 1 data direction register is unwritable. All bits in P1DDR are automatically set to 1 and cannot be cleared to 0.

**Mode 2:** In mode 2 (expanded mode with on-chip ROM), the usage of port 1 can be selected on a pin-by-pin basis. A pin is used for general-purpose input if its data direction bit is cleared to 0, or for address output if its data direction bit is set to 1.

T-49-19-08

**Mode 3:** In the single-chip mode port 1 is a general-purpose input/output port.

**Reset:** A reset clears P1DDR and P1DR to all 0, placing all pins in the input state with the MOS pull-ups off. In mode 1, when the chip comes out of reset P1DDR is set to all 1, making all pins address output pins.

**Hardware Standby Mode:** All pins are placed in the high-impedance state with the MOS pull-ups off.

**Software Standby Mode:** P1DDR and P1DR remain in their previous state. Address output pins are low. General-purpose output pins continue to output the data in P1DR. The MOS pull-ups of input pins are on or off depending on the values in P1DR.

Figure 5-1 shows a schematic diagram of port 1.

T-49-19-08




Figure 5-1. Port 1 Schematic Diagram

### 5.3 Port 2

Port 2 is an 8-bit input/output port that also provides the high bits of the address bus. The function of port 2 depends on the MCU mode as indicated in table 5-4.

Table 5-4. Functions of Port 2

Mode 1	Mode 2	Mode 3
Address bus (high) (A15 to A8)	Input port or Address bus (high) (A15 to A8)*	Input/output port

\* Depending on the bit settings in the data direction register: 0—input pin; 1—address pin

Pins of port 2 can drive a single TTL load and a 90-pF capacitive load when they are used as output pins. They can also drive light-emitting diodes or a Darlington pair.

Table 5-5 details the port 2 registers.

T-49-19-08

**Table 5-5. Port 2 Registers**

Name	Abbreviation	Read/Write	Initial value	Address
Port 2 data direction register	P2DDR	W	H'FF (mode 1) H'00 (modes 2 and 3)	H'FFB1
Port 2 data register	P2DR	R/W	H'00	H'FFB3

**Port 2 Data Direction Register (P2DDR)—H'FFB1**

Bit	7	6	5	4	3	2	1	0
	P27DDR	P26DDR	P25DDR	P24DDR	P23DDR	P22DDR	P21DDR	P20DDR
Mode 1								
Initial value	1	1	1	1	1	1	1	1
Read/Write	—	—	—	—	—	—	—	—
Modes 2 and 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P2DDR is an 8-bit register that selects the direction of each pin in port 2. A pin functions as an output pin if the corresponding bit in P2DDR is set to 1, and as an input pin if the bit is cleared to 0.

**Port 2 Data Register (P2DR)—H'FFB3**

Bit	7	6	5	4	3	2	1	0
	P27	P26	P25	P24	P23	P22	P21	P20
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P2DR is an 8-bit register containing output data for pins P27 to P20, and controlling their input pull-ups.

**MOS Pull-Ups:** Are available for input pins in modes 2 and 3. Software can turn on the MOS pull-up by writing a 1 in P2DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins in modes 2 and 3, and for all pins in mode 1.



**Mode 1:** In mode 1 (expanded mode without on-chip ROM), port 2 is automatically used for address output. The port 2 data direction register is unwritable. All bits in P2DDR are automatically set to 1 and cannot be cleared to 0.

T-49-19-08

**Mode 2:** In mode 2 (expanded mode with on-chip ROM), the usage of port 2 can be selected on a pin-by-pin basis. A pin is used for general-purpose input if its data direction bit is cleared to 0, or for address output if its data direction bit is set to 1.

**Mode 3:** In single-chip mode port 2 is a general-purpose input/output port.

**Reset:** A reset clears P2DDR and P2DR to all 0, placing all pins in the input state with the MOS pull-ups off. In mode 1, when the chip comes out of reset P2DDR is set to all 1, making all pins address output pins.

**Hardware Standby Mode:** All pins are placed in the high-impedance state with the MOS pull-ups off.

**Software Standby Mode:** P2DDR and P2DR remain in their previous state. Address output pins are low. General-purpose output pins continue to output the data in P2DR. The MOS pull-ups of input pins are on or off depending on the values in P2DR.

Figure 5-2 shows a schematic diagram of port 2.




Figure 5-2. Port 2 Schematic Diagram

### 5.4 Port 3

Port 3 is an 8-bit input/output port that also provides the external data bus and data pins for the parallel handshaking interface. The function of port 3 depends on the MCU mode as indicated in table 5-6. For further information on parallel handshaking, see section 6, Parallel Handshaking Interface.

Table 5-6. Functions of Port 3

Mode 1	Mode 2	Mode 3
Data bus	Data bus	General-purpose input/output port or parallel handshaking port

Pins of port 3 can drive a single TTL load and a 90-pF capacitive load when they are used as output

pins. They can also drive a Darlington pair.

T-49-19-08

Table 5-7 details the port 3 registers.

**Table 5-7. Port 3 Registers**

Name	Abbreviation	Read/Write	Initial value	Address
Port 3 data direction register	P3DDR	W	H'FF	H'FFB4
Port 3 data register	P3DR	R/W	H'00	H'FFB6

**Port 3 Data Direction Register (P3DDR)—H'FFB4**

Bit	7	6	5	4	3	2	1	0
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P3DDR is an 8-bit register that selects the direction of each pin in port 3. A pin functions as an output pin if the corresponding bit in P3DDR is set to 1, and as an input pin if the bit is cleared to 0.

**Port 3 Data Register (P3DR)—H'FFB6**

Bit	7	6	5	4	3	2	1	0
	P37	P36	P35	P34	P33	P32	P31	P30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P3DR is an 8-bit register containing output data for pins P37 to P30 in mode 3, and controlling their input pull-ups.

**MOS Pull-Ups:** Are available for input pins in mode 3. Software can turn on the MOS pull-up by writing a 1 in P3DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins in mode 3, and for all pins in modes 1 and 2.

**Modes 1 and 2:** In the expanded modes, port 3 is automatically used as the data bus. The values in P3DDR and P3DR are ignored.

**Mode 3:** In the single-chip mode, port 3 can be used as a general-purpose input/output port, or a parallel-handshaking input or output port.

**Input Latches:** All pins of port 3 have input latches which can be enabled by the LTE bit in the handshake control/status register (HCSR) in mode 3. When the LTE bit is set to 1, input data are latched on the falling edge of the input strobe ( $\overline{IS}$ ) signal and held in the input strobe latch until read. When the LTE bit is cleared to 0, input data are passed through the input strobe latch without being held.

T-49-19-08

See section 6, Parallel Handshaking Interface for further information.

**Reset and Hardware Standby Mode:** P3DDR and P3DR are cleared to all 0, and all parallel handshaking functions are disabled. All pins are placed in the input (high-impedance) state with the MOS pull-ups off.

**Software Standby Mode:** P3DDR and P3DR remain in their previous state. In modes 1 and 2, all pins are placed in the input (high-impedance) state. In mode 3, all pins remain in their previous input or output state.

Figure 5-3 shows a schematic diagram of port 3.




Figure 5-3. Port 3 Schematic Diagram

### 5.5 Port 4

Port 4 is an 8-bit input/output port that also provides input and output pins for the 8-bit timers and output pins for the system clock and E clock. The pin functions depend on the MCU mode and output select bits in the timer control/status registers. Table 5-8 lists the pin functions.

Table 5-8. Port 4 Pin Functions

T-49-19-08

Usage	Pin Functions							
	P40	P41	P42	P43	P44	P45	P46	P47
I/O port								
Timer or clock	TMCI0	TMO0	TMRI0	TMCI1	TMO1	TMRI1	∅ clock	E clock

See section 8, 8-Bit Timer Module for details of the timer output select bits.

Pins of port 4 can drive a single TTL load and a 90-pF capacitive load when they are used as output pins. They can also drive a Darlington pair.

Table 5-9 details the port 4 registers.

Table 5-9. Port 4 Registers

Name	Abbreviation	Read/Write	Initial value	Address
Port 4 data direction register	P4DDR	W	H'80 (modes 1 and 2) H'00 (mode 3)	H'FFB5
Port 4 data register	P4DR	R/W	H'00	H'FFB7

#### Port 4 Data Direction Register (P4DDR)—H'FFB5

Bit	7	6	5	4	3	2	1	0
	P47DDR	P46DDR	P45DDR	P44DDR	P43DDR	P42DDR	P41DDR	P40DDR
Modes 1 and 2								
Initial value	1	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W
Mode 3								
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P4DDR is an 8-bit register that selects the direction of each pin in port 4. A pin functions as an output pin if the corresponding bit in P4DDR is set to 1, and as an input pin if the bit is cleared to 0.

## Port 4 Data Register (P4DR)—H'FFB7

T-49-19-08

Bit	7	6	5	4	3	2	1	0
	P47	P46	P45	P44	P43	P42	P41	P40
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P4DR is an 8-bit register containing output data for pins P47 to P40, and controlling their input pull-ups. When the CPU reads P4DR, for output pins (P4DDR = 1) it reads the value in the P4DR latch, but for input pins (P4DDR = 0), it obtains the logic level directly from the pin, bypassing the P4DR latch. This also applies to pins used for timer or clock input or output.

**MOS Pull-Ups:** Are available for input pins, including timer input pins, in all modes. Software can turn the MOS pull-up on by writing a 1 in P4DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins.

**Pins P40, P42, P43, and P45:** As indicated in table 5-8, these pins can be used for general-purpose input or output, or input of 8-bit timer clock and reset signals. When a pin is used for timer signal input, its P4DDR bit should normally be cleared to 0; otherwise the timer will receive the value in P4DR. If input pull-up is not desired, the P4DR bit should also be cleared to 0.

**Pins P41 and P44:** As indicated in table 5-8, these pins can be used for general-purpose input or output, or for 8-bit timer output. Pins used for timer output are unaffected by the values in P4DDR and P4DR, and their MOS pull-ups are automatically turned off.

**Pin P46:** In modes 1 and 2 (expanded modes) this pin is used for system clock ( $\emptyset$ ) output, regardless of the value in P46DDR. The MOS pull-up is automatically turned off.

In mode 3 (single-chip mode) this pin is used for general-purpose input if P46DDR is cleared to 0, or system clock output if P46DDR is set to 1. It cannot be used for general-purpose output.

**Pin P47:** In modes 1 and 2 (expanded modes) pin P47 is used for E clock output if P47DDR is set to 1, and for general-purpose input if P47DDR is cleared to 0. It cannot be used for general-purpose output.

In mode 3 (single-chip mode) pin P47 is used for general-purpose input/output.

**Reset:** P4DDR and P4DR and the 8-bit timer control registers are initialized, making pins P40 to P45 into input port pins with the MOS pull-ups off. When the chip comes out of reset into single-chip mode (mode 3), P46 and P47 also become input port pins with the MOS pull-ups off. When the chip comes out of reset into an expanded mode (mode 1 or 2), the system clock and E clock are output at P46 and P47.

T-49-19-08

**Hardware Standby Mode:** All pins are placed in the high-impedance state with the MOS pull-ups off.

**Software Standby Mode:** The 8-bit timer control registers are initialized but P4DDR and P4DR remain in their previous states. Pins P40 to P45 become input or output port pins depending on the setting of P4DDR. Pins P46 and P47 remain in their previous states, with system clock output remaining high and E clock output remaining low. The MOS pull-ups of input pins are on or off depending on the values in P4DR.

Figures 5-4 to 5-7 show schematic diagrams of port 4.



T-49-19-08




Figure 5-4. Port 4 Schematic Diagram (Pins P40, P42, P43, and P45)




Figure 5-5. Port 4 Schematic Diagram (Pins P41 and P44)




Figure 5-6. Port 4 Schematic Diagram (Pin P46)




Figure 5-7. Port 4 Schematic Diagram (Pin P47)

## 5.6 Port 5

Port 5 is a 6-bit input/output port that also provides the input and output pins for the serial communication interface. The pin functions depend on control bits in the serial control registers. Pins not used for serial communication are available for general-purpose input/output. Table 5-10 lists the pin functions, which are the same in both the expanded and single-chip modes.

Table 5-10. Port 5 Pin Functions (Modes 1 to 3)

Usage	Pin functions					
I/O port	P50	P51	P52	P53	P54	P55
Serial communication	TxD0	RxD0	SCK0	TxD1	RxD1	SCK1

See section 9, Serial Communication Interface for details of the serial control bits. Pins used by the serial communication interface are switched between input and output without regard to the values in the data direction register.

T-49-19-08

Pins of port 5 can drive a single TTL load and a 30-pF capacitive load when they are used as output pins. They can also drive a Darlington pair.

Table 5-11 details the port 5 registers.

**Table 5-11. Port 5 Registers**

Name	Abbreviation	Read/Write	Initial value	Address
Port 5 data direction register	P5DDR	W	H'CO	H'FFB8
Port 5 data register	P5DR	R/W	H'CO	H'FFBA

**Port 5 Data Direction Register (P5DDR)—H'FFB8**

Bit	7	6	5	4	3	2	1	0
	—	—	P55DDR	P54DDR	P53DDR	P52DDR	P51DDR	P50DDR
Initial value	1	1	0	0	0	0	0	0
Read/Write	—	—	W	W	W	W	W	W

P5DDR is an 8-bit register that selects the direction of each pin in port 5. A pin functions as an output pin if the corresponding bit in P5DDR is set to 1, and as an input pin if the bit is cleared to 0.

**Port 5 Data Register (P5DR)—H'FFBA**

Bit	7	6	5	4	3	2	1	0
	—	—	P55	P54	P53	P52	P51	P50
Initial value	1	1	0	0	0	0	0	0
Read/Write	—	—	R/W	R/W	R/W	R/W	R/W	R/W

P5DR is an 8-bit register containing output data for pins P55 to P50, and controlling their input pull-ups. When the CPU reads P5DR, for output pins (P5DDR = 1) it reads the value in the P5DR latch, but for input pins (P5DDR = 0), it obtains the logic level directly from the pin, bypassing the P5DR latch. This also applies to pins used for serial communication.

**MOS Pull-Ups:** Are available for input pins, including serial communication input pins. Software can turn the MOS pull-up on by writing a 1 in P5DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins.

**Pins P50 and P53:** These pins can be used for general-purpose input or output, or for output of serial transmit data (TxD). When used for TxD output, these pins are unaffected by the values in P5DDR and P5DR, and their MOS pull-ups are automatically turned off.

T-49-19-08

**Pins P51 and P54:** These pins can be used for general-purpose input or output, or for input of serial receive data (RxD). When used for RxD input, these pins are unaffected by P5DDR and P5DR, except that software can turn on their MOS pull-ups by clearing their data direction bits to 0 and setting their data bits to 1.

**Pins P52 and P55:** These pins can be used for general-purpose input or output, or for serial clock input or output (SCK). When used for SCK output, these pins are unaffected by P5DDR and P5DR. When these pins are used for SCK input, software can turn on their MOS pull-ups by clearing their data direction bits to 0 and setting their data bits to 1.

**Reset and Hardware Standby Mode:** P5DDR and P5DR are cleared to all 0 and the serial control registers are initialized. All pins are placed in the input port (high-impedance) state with the MOS pull-ups off.

**Software Standby Mode:** The serial control registers are initialized but P5DDR and P5DR remain in their previous states. All pins become input or output port pins depending on the setting of P5DDR. Output pins output the values in P5DR. The MOS pull-ups of input pins are on or off depending on the values in P5DR.

Figures 5-8 to 5-10 show schematic diagrams of port 5.

T-49-19-08




Figure 5-8. Port 5 Schematic Diagram (Pins P50 and P53)




Figure 5-9. Port 5 Schematic Diagram (Pins P51 and P54)






Figure 5-10. Port 5 Schematic Diagram (Pins P52 and P55)

### 5.7 Port 6

Port 6 is a 7-bit input/output port that also provides input and output pins for the free-running timer, and interrupt request input pins ( $\overline{IRQ0}$  to  $\overline{IRQ2}$ ). The pin functions depend on control bits in the free-running timer control registers and IRQ enable register. Pins not used for timer or interrupt functions are available for general-purpose input/output. Table 5-12 lists the pin functions, which are the same in both the expanded and single-chip modes.

Table 5-12. Port 6 Pin Functions

T-49-19-08

Usage	Pin functions (Modes 1 to 3)						
I/O port	P60	P61	P62	P63	P64	P65	P66
Timer/interrupt	FTCI	FTOA	FTOB	FTI	$\overline{\text{IRQ}}_0$	$\overline{\text{IRQ}}_1$	$\overline{\text{IRQ}}_2$

See section 4, Exception Handling and section 7, Free-Running Timer Module for details of the free-running timer and interrupts.

Pins of port 6 can drive a single TTL load and a 90-pF capacitive load when they are used as output pins. They can also drive a Darlington pair.

Table 5-13 details the port 6 registers.

Table 5-13. Port 6 Registers

Name	Abbreviation	Read/Write	Initial value	Address
Port 6 data direction register	P6DDR	W	H'80	H'FFB9
Port 6 data register	P6DR	R/W	H'80	H'FFBB

#### Port 6 Data Direction Register (P6DDR)—H'FFB9

Bit	7	6	5	4	3	2	1	0
	—	P66DDR	P65DDR	P64DDR	P63DDR	P62DDR	P61DDR	P60DDR
Initial value	1	0	0	0	0	0	0	0
Read/Write	—	W	W	W	W	W	W	W

P6DDR is an 8-bit register that selects the direction of each pin in port 6. A pin functions as an output pin if the corresponding bit in P6DDR is set to 1, and as an input pin if the bit is cleared to 0.

#### Port 6 Data Register (P6DR)—H'FFBB

Bit	7	6	5	4	3	2	1	0
	—	P66	P65	P64	P63	P62	P61	P60
Initial value	0	0	0	0	0	0	0	0
Read/Write	—	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P6DR is an 8-bit register containing output data for pins P66 to P60, and controlling their input pull-ups. When the CPU reads P6DR, for output pins (P6DDR = 1) it reads the value in the P6DR latch, but for input pins (P6DDR = 0), it obtains the logic level directly from the pin, bypassing the P6DR latch. This also applies to pins used for input and output of timer and interrupt signals.

**MOS Pull-Ups:** Are available for input pins, including pins used for input of timer or interrupt signals. Software can turn the MOS pull-up on by writing a 1 in P6DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins.

T-49-19-08

**Pins P60 and P63:** As indicated in table 5-12, these pins can be used for general-purpose input or output, or for input of free-running timer clock and input capture signals. When a pin is used for free-running timer input, its P6DDR bit should be cleared to 0; otherwise the free-running timer will receive the value in P6DR. If input pull-up is not desired, the P6DR bit should also be cleared to 0.

**Pin P61 and P62:** These pins can be used for general-purpose input or output, or for the output compare signals (FTOA and FTOB) of the free-running timer. When used for FTOA or FTOB output, these pins are unaffected by the values in P6DDR and P6DR, and their MOS pull-ups are automatically turned off.

**Pins P64 to P66:** These pins can be used for general-purpose input or output, or input of interrupt request signals ( $\overline{\text{IRQ}}_0$  to  $\overline{\text{IRQ}}_2$ ). When they are used for interrupt request input, their data direction bits should normally be cleared to 0, so that the value in P6DR will not generate interrupts.

**Reset and Hardware Standby Mode:** P6DDR and P6DR are cleared to all 0. Timer output and interrupt request input are disabled. All pins are placed in the input port (high-impedance) state with the MOS pull-ups off.

**Software Standby Mode:** The free-running timer control registers are initialized but P6DDR, P6DR, and the interrupt control registers remain in their previous states. All pins become input or output port pins or interrupt request pins depending on the settings of P6DDR and the IRQ enable register. Output pins output the values in P6DR. The MOS pull-ups of input pins are on or off depending on the values in P6DR.

Figures 5-11 to 5-13 shows schematic diagrams of port 6.



T-49-19-08




Figure 5-12. Port 6 Schematic Diagram (Pins P61 and P62)

T-49-19-08




Figure 5-13. Port 6 Schematic Diagram (Pins P64, P65, and P66)

### 5.8 Port 7

Port 7 is an 8-bit input/output port that also provides bus control signals (in the expanded modes), and parallel handshaking control signals. Table 5-14 lists the pin functions.

T-49-19-08

Table 5-14. Port 7 Pin Functions

Pin	Expanded modes	Single-chip mode
P70	P70 input/output or $\overline{IS}$ input	P70 input/output or $\overline{IS}$ input
P71	P71 input/output	P71 input/output or $\overline{OS}$ output
P72	P72 input/output	P72 input/output or $\overline{BUSY}$ output
P73	P73 input or $\overline{IOS}$ output	P73 input/output
P74	$\overline{AS}$ output	P74 input/output
P75	$\overline{WR}$ output	P75 input/output
P76	$\overline{RD}$ output	P76 input/output
P77	$\overline{WAIT}$ input	P77 input/output

Pins of port 7 can drive a single TTL load and a 90-pF capacitive load when they are used as output pins.

Table 5-15 details the port 7 registers.

Table 5-15. Port 7 Registers

Name	Abbreviation	Read/Write	Initial value	Address
Port 7 data direction register	P7DDR	W	H'00	H'FFBC
Port 7 data register	P7DR	R/W	H'00	H'FFBE

#### Port 7 Data Direction Register (P7DDR)—H'FFBC

Bit	7	6	5	4	3	2	1	0
	P77DDR	P76DDR	P75DDR	P74DDR	P73DDR	P72DDR	P71DDR	P70DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

P7DDR is an 8-bit register that selects the direction of each pin in port 7. A pin functions as an output pin if the corresponding bit in P7DDR is set to 1, and as an input pin if the bit is cleared to 0.

#### Port 7 Data Register (P7DR)—H'FFBE

Bit	7	6	5	4	3	2	1	0
	P77	P76	P75	P74	P73	P72	P71	P70
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

P7DR is an 8-bit register containing output data for pins P77 to P70, and controlling their input pull-ups. When the CPU reads P7DR, for output pins (P7DDR = 1) it reads the value in the P7DR latch, but for input pins (P7DDR = 0), it obtains the logic level directly from the pin, bypassing the P7DR latch. This also applies to pins used for control signal input or output.

T-49-19-08

**MOS Pull-Ups:** Are available for input pins, including pins used for input of the  $\overline{IS}$  and  $\overline{WAIT}$  signals. Software can turn the MOS pull-up on by writing a 1 in P7DR, and turn it off by writing a 0. The pull-ups are automatically turned off for output pins.

**Pin P70:** Can be used for general-purpose input or output, or input of the input strobe ( $\overline{IS}$ ) parallel handshake signal. When P70 is used for  $\overline{IS}$  input, P70DDR should be cleared to 0, so that output from P7DR will not cause unintended strobes. If input pull-up is not desired, P70DR should also be cleared to 0.

**Pins P71 and P72:** In modes 1 and 2 (expanded modes), these pins can be used for general-purpose input or output.

In mode 3 (single-chip mode), these pins can be used for general-purpose input or output or for output of the  $\overline{OS}$  and  $\overline{BUSY}$  parallel handshake signals, depending on the OSE and BSE bits in the handshake control/status register. See section 6, Parallel Handshaking Interface, for further information. Pins used for parallel handshaking output are unaffected by the values in P7DDR and P7DR, and their MOS pull-ups are automatically turned off.

**Pin P73:** In modes 1 and 2 (expanded modes) P73 is used for  $\overline{IOS}$  output if P73DDR is set to 1, and for general-purpose input if P73DDR is cleared 0. It cannot be used for general-purpose output.

In mode 3 (single-chip mode), pin P73 can be used for general-purpose input or output.

**Pins P74, P75, and P76:** In modes 1 and 2 (expanded modes), these pins are used for output of the  $\overline{AS}$ ,  $\overline{RD}$ , and  $\overline{WR}$  bus control signals. They are unaffected by the values in P7DDR and P7DR, and their MOS pull-ups are automatically turned off.

In mode 3 (single-chip mode), these pins can be used for general-purpose input or output.

**Pin P77:** In modes 1 and 2, this pin is used for input of the  $\overline{WAIT}$  bus control signal. It is unaffected by the values in P7DDR and P7DR, except that software can turn on its MOS pull-up by clearing its data direction bit to 0 and setting its data bit to 1.



In mode 3 (single-chip mode), this pin can be used for general-purpose input or output.

**Reset:** In the single-chip mode (mode 3), a reset initializes all pins of port 7 to the general-purpose input state with the MOS pull-ups off. In the expanded modes (modes 1 and 2), P70 to P73 are initialized as input port pins, and P74 to P77 are initialized to their bus control functions.

**Hardware Standby Mode:** All pins are placed in the high-impedance state with the MOS pull-ups off.

**Software Standby Mode:** All pins remain in their previous state. For  $\overline{RD}$ ,  $\overline{WR}$ , and  $\overline{AS}$  this means the high output state.

Figures 5-14 to 5-18 show schematic diagrams of port 7.




Figure 5-14. Port 7 Schematic Diagram (Pin P70)




Figure 5-15. Port 7 Schematic Diagram (Pins P71 and P72)

T-49-19-08




Figure 5-16. Port 7 Schematic Diagram (Pin P73)

T-49-19-08




Figure 5-17. Port 7 Schematic Diagram (Pins P74, P75, and P76)

T-49-19-08




Figure 5-18. Port 7 Schematic Diagram (Pin P77)

## Section 6. Parallel Handshaking Interface

T-49-19-08

### 6.1 Overview

In single-chip mode (mode 3), the H8/325 Series chips can interface to another device by parallel handshaking, using port 3.

#### 6.1.1 Features

- Built-in latch circuits  
Data input to port 3 can be latched on the falling edge of the  $\overline{IS}$  signal.
- Strobe signal output  
A strobe signal can be output on the  $\overline{OS}$  line when port 3 is written or read.
- Busy signal output  
A busy signal is output on the  $\overline{BUSY}$  line from the time when data are latched on the falling edge of  $\overline{IS}$  until the latched data are read, unlocking the latch.
- Input strobe interrupt  
An input strobe interrupt can be generated at the falling edge of the  $\overline{IS}$  signal.
- Recovery from software standby mode  
The input strobe interrupt can be used to recover from software standby mode.

6.1.2 Block Diagram

Figure 6-1 is a block diagram of the parallel handshaking interface.

T-49-19-08




Figure 6-1. Block Diagram of Parallel Handshaking Interface



### 6.1.3 Input and Output Pins

T-49-19-08

Table 6-1 lists the input and output pins used by the parallel handshaking interface.

**Table 6-1. Input and Output Pins of Parallel Handshaking Interface**

Name	Abbreviation	I/O	Function
Data input/output pins	P37 – P30	I/O	Data input and output
Input strobe	$\overline{IS}$	I	Strobe for input data
Output strobe	$\overline{OS}$	O	Strobe for output data
Busy	$\overline{BUSY}$	O	Busy signal

### 6.1.4 Register Configuration

Table 6-2 lists information about the parallel handshaking interface registers.

**Table 6-2. Register Configuration**

Name	Abbreviation	R/W	Initial value	Address
Port 3 data direction register	P3DDR	W	H'00	H'FFB4
Port 3 data register	P3DR	R/W	H'00	H'FFB6
Handshake control/status register	HCSR	R/W	H'03	H'FFFE

## 6.2 Register Descriptions

### 6.2.1 Port 3 Data Direction Register (P3DDR)

Bit	7	6	5	4	3	2	1	0
	P37DDR	P36DDR	P35DDR	P34DDR	P33DDR	P32DDR	P31DDR	P30DDR
Initial value	0	0	0	0	0	0	0	0
Read/Write	W	W	W	W	W	W	W	W

To use the parallel handshaking interface for input, clear P3DDR to H'00. For output, set P3DDR to H'FF. Do not set the bits individually.

See Section 5.4, Port 3 for further information.

## 6.2.2 Port 3 Data Register (P3DR)

T-49-19-08

Bit	7	6	5	4	3	2	1	0
	P37	P36	P35	P34	P33	P32	P31	P30
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

When the parallel handshaking interface is used for output (P3DDR = H'FF), P3DR stores the output data. If port 3 is read, the P3DR data are obtained.

When the parallel handshaking interface is used for input (P3DDR = H'00), P3DR has separate latches for reading and writing. The data written in P3DR control the MOS input pull-ups. When P3DR is read, data are obtained from the separate input latches if the input strobe flag (ISF) is set to 1, or directly from the input pins if ISF is cleared to 0.

See Section 5.4, Port 3 for further information.

## 6.2.3 Handshake Control/Status Register (HCSR)

Bit	7	6	5	4	3	2	1	0
	ISF	ISIE	OSE	OSS	LTE	BSE	—	—
Initial value	0	0	0	0	0	0	1	1
Read/Write	R	R/W	R/W	R/W	R/W	R/W	—	—

HCSR is an 8-bit register containing control and status information for parallel handshaking. In the reset and hardware standby modes, HCSR is initialized to H'03. In the software standby mode it retains its previous value.

**Bit 7—Input Strobe Flag (ISF):** Indicates that the input strobe signal ( $\overline{IS}$ ) has gone low.

ISF is a read-only bit that is set and cleared by hardware. It is set by strobe input. It is cleared when the port 3 data register is written or read. (The handshake control/status register must be read first.)

## Bit 7

ISF	Description
0	To clear ISF, the CPU must read HCSR after ISF has been set to 1, then read or write the port 3 data register (P3DR). (Initial value)
1	ISF is set to 1 on the falling edge of $\overline{IS}$ .

**Bit 6—Input Strobe Interrupt Enable (ISIE):** Enables or disables the handshake interrupt request (ISI).

T-49-19-08

**Bit 6**

ISIE	Description	
0	The handshake interrupt request (ISI) is disabled.	(Initial value)
1	The handshake interrupt request (ISI) is enabled.	

**Bit 5—Output Strobe Enable (OSE):** Enables or disables output of the output strobe signal. Do not set OSE to 1 in the expanded modes (modes 1 and 2).

**Bit 5**

OSE	Description	
0	The output strobe signal is disabled.	(Initial value)
1	The output strobe signal is enabled.	

**Bit 4—Output Strobe Select (OSS):** Selects whether to generate an output strobe signal when the port 3 data register (P3DR) is written, or when it is read.

**Bit 4**

OSS	Description	
0	An output strobe signal is output when P3DR is read.	(Initial value)
1	An output strobe signal is output when P3DR is written.	

**Bit 3—Latch Enable (LTE):** Controls the input latches of port 3. Do not set LTE to 1 in the expanded modes (modes 1 and 2).

When LTE is set to 1, input data are latched on the falling edge of  $\overline{IS}$ . The data are retained in the input latch until the port 3 data register (P3DR) is read, after which the next data can be latched.

**Bit 3**

LTE	Description	
0	Port 3 input data are not latched.	(Initial value)
1	Port 3 input data are latched on the falling edge of $\overline{IS}$ .	

**Bit 2—Busy Enable (BSE):** This bit enables or disables output of the busy signal. Do not set BSE to 1 in the expanded modes (modes 1 and 2).

T-49-19-08

**Bit 2**

ISIE	Description	
0	Busy signal output is disabled.	(Initial value)
1	Busy signal output is enabled.	

**Bits 1 and 0—Reserved:** These bits cannot be modified and are always read as 1.

## 6.3 Operation

### 6.3.1 Output Timing of Output Strobe Signal

The output strobe signal is output when the port 3 data register (P3DR) is written or read. The output strobe signal goes low at the seventh system clock cycle after P3DR is written or read, remains low for eight system clock cycles, then goes high. Figure 6-2 shows how the output strobe signal is output after P3DR is written (when OSS = 1).

Note the following point when reading or writing P3DR twice consecutively.

If P3DR is written or read once, then written or read again within 15 states, the output strobe signal is not output for the second write or read. Figure 6-3 shows an example of this when OSS = 1.





Figure 6-2. Output Strobe Output Timing (When OSS = 1)




**Figure 6-3. Output Strobe Output Timing**  
(Consecutive Writing of Port 3 When OSS = 1)

### 6.3.2 Busy Signal Output Timing

The busy signal remains low from the fall of the input strobe signal until the data latched in port 3 have been read, unlocking the latch. Figure 6-4 shows an example.

While the busy signal is low, data input to port 3 are not latched, even if the input strobe signal goes low again.




**Figure 6-4. Busy Signal Output Timing**

### 6.3.3 Operation in Software Standby Mode

In software standby mode, the  $\overline{\text{OS}}$  and  $\overline{\text{BUSY}}$  output pins retain their previous states.

For timing of the output strobe signal, the entire time during when the chip is in software standby mode is counted as zero system clock cycles. Figure 6-5 shows an example.



**Figure 6-5. Output Strobe Timing in Software Standby Mode**


When the ISIE and LTE bits in the handshake control/status register (HCSR) are both set to 1, if a high-to-low transition of the  $\overline{IS}$  signal occurs during software standby mode, an input strobe interrupt is requested and the chip recovers from software standby mode to handle the interrupt.

If the parallel handshaking interface is set for input, the port 3 input data are also latched.

If either the ISIE or LTE bit is cleared to 0, then high-to-low transitions of the  $\overline{IS}$  signal are ignored during software standby mode.

### 6.3.4 Sample Application

Figure 6-6 shows an example in which the parallel handshaking interface is used to interconnect two H8/325 chips. Figure 6-7 shows the interface timing.



**Figure 6-6. Sample Usage of Parallel Handshaking Interface**




Figure 6-7. Parallel Handshaking Interface Timing Chart (Example)

1. The sending and receiving H8/325s set their HCSR bits as follows:  
 Sending H8/325: ISIE = 1, OSE = 1, OSS = 1, LTE = 0, BSE = 0.  
 Receiving H8/325: ISIE = 1, OSE = 1, OSS = 0, LTE = 1, BSE = 0.
2. The sending H8/325 writes the transmit data in the port 3 data register (P3DR). This generates an output strobe signal, notifying the receiving H8/325 of data output.
3. The receiving H8/325 receives the strobe on its input strobe line and latches the data in port 3. ISF is set to 1, generating an input strobe interrupt.
4. The receiving H8/325 reads HCSR, then reads the received data from P3DR. This clears ISF to 0 and generates an output strobe signal, notifying the sending H8/325 that the data have been received.
5. The input strobe line of the sending H8/325 goes low, setting ISF and generating an input strobe interrupt.
6. The sending H8/325 reads HCSR, then writes the next transmit data in P3DR. (If it has no next data to send, it should read P3DR.) This clears ISF to 0 and generates an output strobe signal. The process now returns to step 3.

### 6.3.5 Interrupts

Regardless of the operating mode or the value of the LTE bit, ISF is always set to 1 when the  $\overline{IS}$  input changes from high to low. If ISIE is set to 1, an input strobe interrupt (ISI) is requested. In the software standby mode, LTE must also be set. See section 6.3.3, Operation in Software Standby Mode.

HITTAHT/ (MCU/MPU)

50E D ■ 4496204 0029748 734 ■ HIT3

T-49-19-08



## Section 7. 16-Bit Free-Running Timer

### 7.1 Overview

T-49-19-08

The H8/325 Series has an on-chip 16-bit free-running timer (FRT) module that uses a 16-bit free-running counter as a time base. Applications of the FRT module include rectangular-wave output (up to two independent waveforms), input pulse width measurement, and measurement of external clock periods.

#### 7.1.1 Features

The features of the free-running timer module are listed below.

- Selection of four clock sources  
The free-running counter can be driven by an internal clock source ( $\emptyset/2$ ,  $\emptyset/8$ , or  $\emptyset/32$ ), or an external clock input (enabling use as an external event counter).
- Two independent comparators  
Each comparator can generate an independent waveform.
- Input capture  
The current count can be captured on the rising or falling edge (selectable) of an input signal.
- Counter can be cleared under program control  
The free-running counter can be cleared on compare-match A.
- Four interrupt sources  
Compare-match A and B, input capture, and overflow interrupts are requested independently.
- Noise canceler  
A built-in noise canceler can remove high-frequency noise from the pulse signal input at the input capture pin.

#### 7.1.2 Block Diagram

Figure 7-1 shows a block diagram of the free-running timer.




Figure 7-1. Block Diagram of 16-Bit Free-Running Timer

### 7.1.3 Input and Output Pins

Table 7-1 lists the input and output pins of the free-running timer module.

**Table 7-1. Input and Output Pins of Free-Running Timer Module**

Name	Abbreviation	I/O	Function
Counter clock input	FTCI	Input	Input of external free-running counter clock signal
Output compare A	FTOA	Output	Output controlled by comparator A
Output compare B	FTOB	Output	Output controlled by comparator B
Input capture	FTI	Input	Input capture trigger

### 7.1.4 Register Configuration

Table 7-2 lists the registers of the free-running timer module.

**Table 7-2. Register Configuration**

Name	Abbreviation	R/W	Initial value	Address
Timer control register	TCR	R/W	H'00	H'FF90
Timer control/status register	TCSR	R/(W)*	H'00	H'FF91
Free-running counter (high)	FRC (H)	R/W	H'00	H'FF92
Free-running counter (low)	FRC (L)	R/W	H'00	H'FF93
Output compare register A (high)	OCRA (H)	R/W	H'FF	H'FF94
Output compare register A (low)	OCRA (L)	R/W	H'FF	H'FF95
Output compare register B (high)	OCRB (H)	R/W	H'FF	H'FF96
Output compare register B (low)	OCRB (L)	R/W	H'FF	H'FF97
Input capture register (high)	ICR (H)	R	H'00	H'FF98
Input capture register (low)	ICR (L)	R	H'00	H'FF99
FRT noise canceler control register	FNCR	R/W	H'FC	H'FFFF

\* Software can write a 0 to clear bits 7 to 4, but cannot write a 1 in these bits.

## 7.2 Register Descriptions

T-49-19-08

### 7.2.1 Free-Running Counter (FRC) – H'FF92

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The FRC is a 16-bit readable/writable up-counter that increments on an internal pulse generated from a clock source. The clock source is selected by the clock select 1 and 0 bits (CKS1 and CKS0) of the timer control register (TCR).

When the FRC overflows from H'FFFF to H'0000, the overflow flag (OVF) in the timer control/status register (TCSR) is set to 1.

Because the FRC is a 16-bit register, a temporary register (TEMP) is used when the FRC is written or read. See section 7.3, CPU Interface for details.

The FRC is initialized to H'0000 at a reset and in the standby modes. It can also be cleared by compare-match A.

### 7.2.2 Output Compare Registers A and B (OCRA and OCRB) – H'FF94 and H'FF96

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

OCRA and OCRB are 16-bit readable/writable registers, the contents of which are continually compared with the value in the FRC. When a match is detected, the corresponding output compare flag (OCFA or OCFB) is set in the timer control/status register (TCSR).

In addition, if the output enable bit (OEA or OEB) in the timer output compare control register (TCR) is set to 1, when the output compare register and FRC values match, the logic level selected by the output level bit (OLVLA or OLVLB) in the TCSR is output at the output compare pin (FTOA or FTOB).

T-49-19-08

Because OCRA and OCRB are 16-bit registers, a temporary register (TEMP) is used for write access, as explained in section 7.3, CPU Interface.

OCRA and OCRB are initialized to H'FFFF at a reset and in the standby modes.

### 7.2.3 Input Capture Register (ICR) – H'FF98

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R

The input capture register is a 16-bit read-only register.

When the rising or falling edge of the signal at the input capture pin (FTI) is detected, the current value of the FRC is copied to the input capture register (ICR). At the same time, the input capture flag (ICF) in the timer control/status register (TCSR) is set to 1. The input capture edge is selected by the input edge select bit (IEDG) in the TCSR.

Because the input capture register is a 16-bit register, a temporary register (TEMP) is used when it is read. See Section 7.3, CPU Interface for details.

To ensure input capture, when the noise canceler is not used, the width of the input capture pulse (FTI) should be at least 1.5 system clock cycles (1.5· $\phi$ ).




Figure 7-2. Minimum Input Capture Pulse Width (Noise Canceler Disabled)

The input capture register is initialized to H'0000 at a reset and in the standby modes.

**Note:** When input capture is detected, the FRC value is transferred to the input capture register even if the input capture flag is already set.

#### 7.2.4 Timer Control Register (TCR) – H'FF90

Bit	7	6	5	4	3	2	1	0
	ICIE	OCIEB	OCIEA	OVIE	OEB	OEA	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The TCR is an 8-bit readable/writable register that enables and disables output signals and interrupts, and selects the timer clock source.

The TCR is initialized to H'00 at a reset and in the standby modes.

**Bit 7 – Input Capture Interrupt Enable (ICIE):** Selects whether to request an input capture interrupt (ICI) when the input capture flag (ICF) in the timer status/control register (TCSR) is set to 1.

#### Bit 7

ICIE	Description
0	Input capture interrupt request (ICI) is disabled. (Initial value)
1	Input capture interrupt request (ICI) is enabled.

**Bit 6 – Output Compare Interrupt B Enable (OCIBE):** Selects whether to request output compare interrupt B (OCIB) when output compare flag B (OCFB) in the timer status/control register (TCSR) is set to 1.

**Bit 6**

T-49-19-08

**OCIBE Description**

0	Output compare interrupt request B (OCIB) is disabled.	(Initial value)
1	Output compare interrupt request B (OCIB) is enabled.	

**Bit 5 – Output Compare Interrupt A Enable (OCIAE):** Selects whether to request output compare interrupt A (OCIA) when output compare flag A (OCFA) in the timer status/control register (TCSR) is set to 1.

**Bit 5****OCIAE Description**

0	Output compare interrupt request A (OCIA) is disabled.	(Initial value)
1	Output compare interrupt request A (OCIA) is enabled.	

**Bit 4 – Timer overflow Interrupt Enable (OVIE):** Selects whether to request a free-running timer overflow interrupt (FOVI) when the timer overflow flag (OVF) in the timer status/control register (TCSR) is set to 1.

**Bit 4****OVIE Description**

0	Timer overflow interrupt request (FOVI) is disabled.	(Initial value)
1	Timer overflow interrupt request (FOVI) is enabled.	

**Bit 3 – Output Enable B (OEB):** Enables or disables output of the output compare B signal (FTOB). If output compare B is enabled, the FTOB pin is driven to the level selected by OLVLB in the timer status/control register (TCSR) whenever the FRC value matches the value in output compare register B (OCRB).

**Bit 3****OEB Description**

0	Output compare B output is disabled.	(Initial value)
1	Output compare B output is enabled.	

**Bit 2 – Output Enable A (OEA):** Enables or disables output of the output compare A signal (FTOA). If output compare A is enabled, the FTOA pin is driven to the level selected by OLVLA in the timer status/control register (TCSR) whenever the FRC value matches the value in output compare register A (OCRA).

**Bit 2**

T-49-19-08

OEA	Description	
0	Output compare A output is disabled.	(Initial value)
1	Output compare A output is enabled.	

**Bits 1 and 0 – Clock Select (CKS1 and CKS0):** These bits select external clock input or one of three internal clock sources for the FRC. External clock pulses are counted on the rising edge.

**Bit 1      Bit 0**

CKS1	CKS0	Description	
0	0	∅/2 Internal clock source	(Initial value)
0	1	∅/8 Internal clock source	
1	0	∅/32 Internal clock source	
1	1	External clock source (rising edge)	

**7.2.5 Timer Control/Status Register (TCSR) – H'FF91**

Bit	7	6	5	4	3	2	1	0
	ICF	OCFB	OCFA	OVF	OLVLB	OLVLA	IEDG	CCLRA
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)	R/(W)	R/(W)	R/W

\* Software can write a 0 in bits 7 to 4 to clear the flags, but cannot write a 1 in these bits.

The TCSR is an 8-bit readable and partially writable register that contains the four interrupt flags and selects the output compare levels, input capture edge, and whether to clear the counter on compare-match A.

The TCSR is initialized to H'00 at a reset and in the standby modes.

**Bit 7 – Input Capture Flag (ICF):** This status bit is set to 1 to flag an input capture event, indicating that the FRC value has been copied to the ICR.

ICF must be cleared by software. It is set by hardware, however, and cannot be set by software.



T-49-19-08

**Bit 7**

ICF	Description	(Initial value)
0	To clear ICF, the CPU must read ICF after it has been set to 1, then write a 0 in this bit.	
1	This bit is set to 1 when an FTI input signal causes the FRC value to be copied to the ICR.	

**Bit 6 – Output Compare Flag B (OCFB):** This status flag is set to 1 when the FRC value matches the OCRB value.

This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

**Bit 6**

OCFB	Description	(Initial value)
0	To clear OCFB, the CPU must read OCFB after it has been set to 1, then write a 0 in this bit.	
1	This bit is set to 1 when FRC = OCRB.	

**Bit 5 – Output Compare Flag A (OCFA):** This status flag is set to 1 when the FRC value matches the OCRA value.

This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

**Bit 5**

OCFA	Description	(Initial value)
0	To clear OCFA, the CPU must read OCFA after it has been set to 1, then write a 0 in this bit.	
1	This bit is set to 1 when FRC = OCRA.	

**Bit 4 – Timer Overflow Flag (OVF):** This status flag is set to 1 when the FRC overflows (changes from H'FFFF to H'0000).

This flag must be cleared by software. It is set by hardware, however, and cannot be set by software.

T-49-19-08

**Bit 4**

<b>OVF</b>	<b>Description</b>	
0	To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit.	(Initial value)
1	This bit is set to 1 when FRC changes from H'FFFF to H'0000.	

**Bit 3 – Output Level B (OLVLB):** Selects the logic level output at the FTOB pin when the FRC and OCRB values match.

**Bit 3**

<b>OLVLB</b>	<b>Description</b>	
0	A 0 logic level is output for compare-match B.	(Initial value)
1	A 1 logic level is output for compare-match B.	

**Bit 2 – Output Level A (OLVLA):** Selects the logic level output at the FTOA pin when the FRC and OCRA values match.

**Bit 2**

<b>OLVLA</b>	<b>Description</b>	
0	A 0 logic level is output for compare-match A.	(Initial value)
1	A 1 logic level is output for compare-match A.	

**Bit 1 – Input Edge Select (IEDG):** Selects the rising or falling edge of the input capture signal (FTI).

**Bit 1**

<b>IEDG</b>	<b>Description</b>	
0	FRC contents are transferred to ICR on the falling edge of FTI.	(Initial value)
1	FRC contents are transferred to ICR on the rising edge of FTI.	

**Bit 0 – Counter Clear A (CCLRA):** Selects whether to clear the FRC at compare-match A (when the FRC and OCRA values match).

**Bit 0**

<b>CCLRA</b>	<b>Description</b>	
0	The FRC is not cleared.	(Initial value)
1	The FRC is cleared at compare-match A.	

## 7.2.6 FRT Noise Canceler Control Register (FNCR) – H'FFFF

T-49-19-08

Bit	7	6	5	4	3	2	1	0
	—	—	—	—	—	—	NCS1	NCS0
Initial value	1	1	1	1	1	1	0	0
Read/Write	—	—	—	—	—	—	R/W	R/W

The FNCR is an 8-bit readable/writable register that controls the input capture noise canceler.

The FNCR is initialized to H'FC at a reset and in the standby modes.

**Bits 7 to 2 – Reserved:** These bits cannot be modified, and are always read as 1.

**Bits 1 and 0 – Noise Canceler Select 1 and 0 (NCS1 and NCS0):** Select the sampling clock provided to the noise canceler. Three internal clock rates can be selected.

The noise canceler recognizes a level change only if it is observed in four consecutive samples. When the noise canceler is enabled, the input capture pulse width must be at least four sampling clock cycles. See section 7.6, Noise Canceler for further information.

The noise canceler can be disabled by clearing both NCS1 and NCS0 to 0. The input capture pulse width must then be at least 1.5 system clock cycles ( $1.5\cdot\emptyset$ ) to assure capture.

Bit 1	Bit 0	Description
NCS1	NCS0	
0	0	Noise canceler is disabled. (Initial value)
0	1	Sampling clock frequency: $\emptyset/32$
1	0	Sampling clock frequency: $\emptyset/64$
1	1	Sampling clock frequency: $\emptyset/128$

## 7.3 CPU Interface

The free-running counter (FRC), output compare registers (OCRA and OCRB), and input capture register (ICR) are 16-bit registers, but they are connected to an 8-bit data bus. When the CPU accesses these registers, to ensure that both bytes are written or read simultaneously, the access is performed using an 8-bit temporary register (TEMP).

These registers are written and read as follows:

T-49-19-08

- **Register Write**

When the CPU writes to the upper byte, the byte of write data is placed in TEMP. Next, when the CPU writes to the lower byte, this byte of data is combined with the byte in TEMP and all 16 bits are written in the register simultaneously.

- **Register Read**

When the CPU reads the upper byte, the upper byte of data is sent to the CPU and the lower byte is placed in TEMP. When the CPU reads the lower byte, it receives the value in TEMP.

(As an exception, when the CPU reads OCRA or OCRB, it reads both the upper and lower bytes directly, without using TEMP.)

Programs that access these registers should normally use word access. Equivalently, they may access first the upper byte, then the lower byte by two consecutive byte accesses. Data will not be transferred correctly if the bytes are accessed in reverse order, if only one byte is accessed, or if the upper and lower bytes are accessed separately and another register is accessed in between, altering the value in TEMP.

### Coding Examples

To write the contents of general register R0 to OCRA:     MOV.W R0, @OCRA

To transfer the ICR contents to general register R0:     MOV.W @ICR, R0

Figure 7-3 shows the data flow when the FRC is accessed. The other registers are accessed in the same way.




Figure 7-3 (a). Write Access to FRC (When CPU Writes H'AA55)




Figure 7-3 (b). Read Access to FRC (When FRC Contains H'AA55)

## 7.4 Operation

### 7.4.1 FRC Incrementation Timing

The FRC increments on a pulse generated once for each cycle of the selected (internal or external) clock source.

**(1) Internal Clock Sources:** Can be selected by the CKS1 and CKS0 bits in the TCR. Internal clock sources are created by dividing the system clock ( $\emptyset$ ). Three internal clock sources are available:  $\emptyset/2$ ,  $\emptyset/8$ , and  $\emptyset/32$ . Figure 7-4 shows the increment timing.

T-49-19-08




Figure 7-4. Increment Timing for Internal Clock Source

**(2) External Clock Input:** Can be selected by the CKS1 and CKS0 bits in the TCR. The FRC increments on the rising edge of the FTICI clock signal. The pulse width of the external clock signal must be at least 1.5 system clock ( $\emptyset$ ) cycles. The counter will not increment correctly if the pulse width is shorter than this.

Figure 7-5 shows the increment timing. Figure 7-6 shows the minimum external clock pulse width.




Figure 7-5. Increment Timing for External Clock Source




Figure 7-6. Minimum External Clock Pulse Width

7.4.2 Output Compare Timing

When a compare-match occurs, the logic level selected by the output level bit (OLVLA or OLVLB) in the TCSR is output at the output compare pin (FTOA or FTOB). Figure 7-7 shows the timing of this operation for compare-match A.




Figure 7-7. Timing of Output Compare A

7.4.3 FRC Clear Timing

If the CCLRA bit in the TCSR is set to 1, the FRC is cleared when compare-match A occurs. Figure 7-8 shows the timing of this operation.






Figure 7-8. Clearing of FRC by Compare-Match A

#### 7.4.4 Input Capture Timing

(1) **Input Capture Timing without Noise Canceler:** An internal input capture signal is generated from the rising or falling edge of the FTI input, as selected by the IEDG bit in the TCSR. Figure 7-9 shows the usual input capture timing when the rising edge is selected (IEDG = 1).




Figure 7-9. Input Capture Timing (Usual Case)

If the upper byte of the ICR is being read when the internal input capture signal should be generated, the internal input capture signal is delayed by one state. Figure 7-10 shows the timing for this case.




Figure 7-10. Input Capture Timing (1-State Delay Due to ICR Read)

(2) **Input Capture Timing with Noise Canceler:** The noise canceler samples the FTI input, and does generate an internal input capture signal until three to four sampling clock cycles after the rise or fall of FTI. Figure 7-9 shows the timing.

If the upper byte of the ICR is being read when the internal input capture signal should be generated, the internal input capture signal is additionally delayed by one system clock cycle ( $\emptyset$ ).




Figure 7-11. Input Capture Timing with Noise Cancellation

**7.4.5 Timing of Input Capture Flag (ICF) Setting**

The input capture flag ICF is set to 1 by the internal input capture signal. The FRC contents are transferred to the ICR at the same time. Figure 7-12 shows the timing of this operation.




Figure 7-12. Setting of Input Capture Flag

7.4.6 Setting of FRC Overflow Flag (OVF)

The FRC overflow flag (OVF) is set to 1 when the FRC changes from H'FFFF to H'0000. Figure 7-13 shows the timing of this operation.




Figure 7-13. Setting of Overflow Flag (OVF)

## 7.5 Interrupts

T-49-19-08

The free-running timer channel can request four types of interrupts: input capture (ICI), output compare A and B (OCIA and OCIB), and overflow (FOVI). Each interrupt is requested when the corresponding flag bit is set, provided the corresponding enable bit is also set. Independent signals are sent to the interrupt controller for each type of interrupt. Table 7-3 lists information about these interrupts.

**Table 7-3. Free-Running Timer Interrupts**

Interrupt	Description	Priority
ICI	Requested when ICF and ICIE are set	High
OCIA	Requested when OCFA and OCIAE are set	↑ ↓
OCIB	Requested when OCFB and OCIBE are set	
FOVI	Requested when OVF and OVIE are set	Low

## 7.6 Noise Canceler

The noise canceler acts as a digital low-pass filter, rejecting high-frequency pulses received at the input capture (FTI) pin. Figure 7-14 shows a block diagram of the noise canceler.

The noise canceler consists of four latches connected in series, and a circuit that detects when all four latches contain the same value. The FTI input is sampled on the rising edge of the sampling clock selected by the NCS1 and NCS0 bits. When all four latches contain the same value, this value is regarded as valid and output from the noise canceler. If all four latches are not the same, the noise canceler holds its previous output. Immediately after a reset, the noise canceler output is 0.

To assure capture, the pulse input at the FTI pin must be at least four sampling clock cycles wide. The noise canceler control register (FNCR) provides a selection of three sampling clock rates and the option of disabling the noise canceler. Table 7-4 indicates the cycle times of the sampling clock for various settings.




Figure 7-14. Noise Canceler Block Diagram

Table 7-4. Sampling Clock Cycle for Various System Clock Frequencies

NCS1	NCS0	Sampling clock	System clock ( $\emptyset$ ) frequency (MHz)						
			10	8	6	4	2	1	0.5
0	0	—	—	—	—	—	—	—	—
0	1	$\emptyset/32$	3.2	4.0	5.3	8.0	16.0	32.0	64.0
1	0	$\emptyset/64$	6.4	8.0	10.7	16.0	32.0	64.0	128.0
1	1	$\emptyset/128$	12.8	16.0	21.3	32.0	64.0	128.0	256.0

(Unit:  $\mu$ s)

Figure 7-15 shows an example of noise cancellation. In this example, an input capture pulse narrower than four sampling clock cycles is rejected as noise.




Figure 7-15. Noise Cancellation (Example)

### 7.7 Sample Application

In the example below, the free-running timer channel is used to generate two square-wave outputs with a 50% duty factor and arbitrary phase relationship. The programming is as follows:

- (1) The CCLRA bit in the TCSR is set to 1.
- (2) Each time a compare-match interrupt occurs, software inverts the corresponding output level bit in the TCSR (OLVLA or OLVLB).




Figure 7-16. Square-Wave Output (Example)

## 7.8 Application Notes

Application programmers should note that the following types of contention can occur in the free-running timer.

T-49-19-08

(1) **Contention between FRC Write and Clear:** If an internal counter clear signal is generated during the T3 state of a write cycle to the lower byte of the free-running counter, the clear signal takes priority and the write is not performed.

Figure 7-17 shows this type of contention.




Figure 7-17. FRC Write-Clear Contention

(2) **Contention between FRC Write and Increment:** If an FRC increment pulse is generated during the T3 state of a write cycle to the lower byte of the free-running counter, the write takes priority and the FRC is not incremented.

Figure 7-18 shows this type of contention.

T-49-19-08




Figure 7-18. FRC Write-Increment Contention

(3) **Contention between OCR Write and Compare-Match:** If a compare-match occurs during the T3 state of a write cycle to the lower byte of OCRA or OCRB, the write takes precedence and the compare-match signal is inhibited.

Figure 7-19 shows this type of contention.



T-49-19-08




Figure 7-19. Contention between OCR Write and Compare-Match

**(4) Incrementation Caused by Changing of Internal Clock Source:** When an internal clock source is changed, the changeover may cause the FRC to increment. This depends on the time at which the clock select bits (CKS1 and CKS0) are rewritten, as shown in table 7-5.

The pulse that increments the FRC is generated at the falling edge of the internal clock source. If clock sources are changed when the old source is high and the new source is low, as in case No. 3 in table 7-5, the changeover generates a falling edge that triggers the FRC increment clock pulse.

Switching between an internal and external clock source can also cause the FRC to increment.

Table 7-5. Effect of Changing Internal Clock Sources

T-49-19-08

No.	Description	Timing chart
1	<p>Low → Low: CKS1 and CKS0 are rewritten while both clock sources are low.</p>	
2	<p>Low → High: CKS1 and CKS0 are rewritten while old clock source is low and new clock source is high.</p>	
3	<p>High → Low: CKS1 and CKS0 are rewritten while old clock source is high and new clock source is low.</p>	

\* The switching of clock sources is regarded as a falling edge that increments the FRC.

Table 7-5. Effect of Changing Internal Clock Sources (cont.)

T-49-19-08

No.	Description	Timing chart
4	High → High: CKS1 and CKS0 are rewritten while both clock sources are high.	<p>The timing chart illustrates the transition of clock sources. It features four horizontal axes: 'Old clock source', 'New clock source', 'FRC clock pulse', and 'FRC'. The 'Old clock source' signal is high during three clock cycles. The 'New clock source' signal is low during these cycles. The 'FRC clock pulse' shows three pulses, one in each cycle. The 'FRC' axis is divided into three segments labeled 'N', 'N + 1', and 'N + 2'. A vertical dashed line labeled 'CKS rewrite' is positioned at the start of the 'N + 2' segment. Arrows indicate that the 'Old clock source' signal continues to be high through the 'N + 2' segment, while the 'New clock source' signal becomes high at the beginning of the 'N + 2' segment.</p>

HITACHI/ (MCU/MPU)

50E D ■ 4496204 0029776 6T9 ■ HIT3

T-49-19-08

## Section 8. 8-Bit Timers

T-49-19-08

### 8.1 Overview

The H8/325 series chips include an 8-bit timer module with two channels. Each channel has an 8-bit counter (TCNT) and two time constant registers (TCORA and TCORB) that are constantly compared with the TCNT value to detect compare-match events. One application of the 8-bit timer module is to generate a rectangular-wave output with an arbitrary duty factor.

#### 8.1.1 Features

The features of the 8-bit timer module are listed below.

- Selection of four clock sources  
The counters can be driven by an internal clock signal ( $\emptyset/8$ ,  $\emptyset/64$ , or  $\emptyset/1024$ ) or an external clock input (enabling use as an external event counter).
- Selection of three ways to clear the counters  
The counters can be cleared on compare-match A or B, or by an external reset signal.
- Timer output controlled by two time constants  
The timer output signal in each channel is controlled by two independent time constants, enabling the timer to generate output waveforms with an arbitrary duty factor.
- Three independent interrupts  
Compare-match A and B and overflow interrupts can be requested independently.

#### 8.1.2 Block Diagram

Figure 8-1 shows a block diagram of one channel in the 8-bit timer module. The other channel is identical.




Figure 8-1. Block Diagram of 8-Bit Timer

8.1.3 Input and Output Pins

Table 8-1 lists the input and output pins of the 8-bit timer.

Table 8-1. Input and Output Pins of 8-Bit Timer

Name	Abbreviation		I/O	Function
	TMR0	TMR1		
Timer output	TMO0	TMO1	Output	Output controlled by compare-match
Timer clock input	TMCI0	TMCI1	Input	External clock source for the counter
Timer reset input	TMRI0	TMRI1	Input	External reset signal for the counter

### 8.1.4 Register Configuration

T-49-19-08

Table 8-2 lists the registers of the 8-bit timer module. Each channel has an independent set of registers.

**Table 8-2. 8-Bit Timer Registers**

Name	Abbreviation	R/W	Initial value	Address	
				TMR0	TMR1
Timer control register	TCR	R/W	H'00	H'FFC8	H'FFD0
Timer control/status register	TCSR	R/(W)*	H'10	H'FFC9	H'FFD1
Timer constant register A	TCORA	R/W	H'FF	H'FFCA	H'FFD2
Timer constant register B	TCORB	R/W	H'FF	H'FFCB	H'FFD3
Timer counter	TCNT	R/W	H'00	H'FFCC	H'FFD4

\* Software can write a 0 to clear bits 7 to 5, but cannot write a 1 in these bits.

## 8.2 Register Descriptions

### 8.2.1 Timer Counter (TCNT) – H'FFC8 (TMR0), H'FFD0 (TMR1)

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Each timer counter (TCNT) is an 8-bit up-counter that increments on a pulse generated from one of four clock sources. The clock source is selected by clock select bits 2 to 0 (CKS2 to CKS0) of the timer control register (TCR). The CPU can always read or write the timer counter.

The timer counter can be cleared by an external reset input or by an internal compare-match signal generated at a compare-match event. Counter clear bits 1 and 0 (CCLR1 and CCLR0) of the timer control register select the method of clearing.

When a timer counter overflows from H'FF to H'00, the overflow flag (OVF) in the timer control/status register (TCSR) is set to 1.

The timer counters are initialized to H'00 at a reset and in the standby modes.

### 8.2.2 Time Constant Registers A and B (TCORA and TCORB) – H'FFCA and H'FFCB (TMR0), H'FFD2 and H'FFD3 (TMR1)

T-49-19-08

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCORA and TCORB are 8-bit readable/writable registers. The timer count is continually compared with the constants written in these registers. When a match is detected, the corresponding compare-match flag (CMFA or CMFB) is set in the timer control/status register (TCSR).

The timer output signal (TMO0 or TMO1) is controlled by these compare-match signals as specified by output select bits 3 to 0 (OS3 to OS0) in the timer control/status register (TCSR).

TCORA and TCORB are initialized to H'FF at a reset and in the standby modes.

Compare-match is not detected during the T3 state of a write cycle to TCORA or TCORB. See item (3) in section 8.6, Application Notes.

### 8.2.3 Timer Control Register (TCR) – H'FFC8 (TMR0), H'FFD0 (TMR1)

Bit	7	6	5	4	3	2	1	0
	CMIEB	CMIEA	OVIE	CCLR1	CCLR0	CKS2	CKS1	CKS0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

TCR is an 8-bit readable/writable register that selects the clock source and the time at which the timer counter is cleared, and enables interrupts.

TCR is initialized to H'00 at a reset and in the standby modes.

**Bit 7 – Compare-match Interrupt Enable B (CMIEB):** This bit selects whether to request compare-match interrupt B (CMIB) when compare-match flag B (CMFB) in the timer control/status register (TCSR) is set to 1.



**Bit 7**

T-49-19-08

CMIEB	Description	
0	Compare-match interrupt request B (CMIB) is disabled.	(Initial value)
1	Compare-match interrupt request B (CMIB) is enabled.	

**Bit 6 – Compare-match Interrupt Enable A (CMIEA):** This bit selects whether to request compare-match interrupt A (CMIA) when compare-match flag A (CMFA) in the timer control/status register (TCSR) is set to 1.

**Bit 6**

CMIEA	Description	
0	Compare-match interrupt request A (CMIA) is disabled.	(Initial value)
1	Compare-match interrupt request A (CMIA) is enabled.	

**Bit 5 – Timer Overflow Interrupt Enable (OVIE):** This bit selects whether to request a timer overflow interrupt (OVI) when the overflow flag (OVF) in the timer control/status register (TCSR) is set to 1.

**Bit 5**

OVIE	Description	
0	The timer overflow interrupt request (OVI) is disabled.	(Initial value)
1	The timer overflow interrupt request (OVI) is enabled.	

**Bits 4 and 3 – Counter Clear 1 and 0 (CCLR1 and CCLR0):** These bits select how the timer counter is cleared: by compare-match A or B or by an external reset input.

Bit 4	Bit 3	Description	
CCLR1	CCLR0		
0	0	Not cleared.	(Initial value)
0	1	Cleared on compare-match A.	
1	0	Cleared on compare-match B.	
1	1	Cleared on rising edge of external reset input signal.	

**Bits 2, 1, and 0 – Clock Select (CKS2, CKS1, and CKS0):** These bits select the internal or external clock source for the timer counter. For the external clock source they select whether to increment the count on the rising or falling edge of the clock input, or on both edges. For the internal clock sources the count is incremented on the falling edge of the clock input.

Bit 2 CKS2	Bit 1 CKS1	Bit 0 CKS0	Description	T-49-19-08
0	0	0	No clock source (timer stopped)	(Initial value)
0	0	1	Ø/8 Internal clock source, counted on the falling edge	
0	1	0	Ø/64 Internal clock source, counted on the falling edge	
0	1	1	Ø/1024 Internal clock source, counted on the falling edge	
1	0	0	No clock source (timer stopped)	
1	0	1	External clock source, counted on the rising edge	
1	1	0	External clock source, counted on the falling edge	
1	1	1	External clock source, counted on both the rising and falling edges	

#### 8.2.4 Timer Control/Status Register (TCSR) – H'FFC9 (TMR0), H'FFD1 (TMR1)

Bit	7	6	5	4	3	2	1	0
	CMFB	CMFA	OVF	—	OS3	OS2	OS1	OS0
Initial value	0	0	0	1	0	0	0	0
Read/Write	R/(W)*	R/(W)*	R/(W)*	—	R/W	R/W	R/W	R/W

\* Software can write a 0 in bits 7 to 5 to clear the flags, but cannot write a 1 in these bits.

TCSR is an 8-bit readable and partially writable register that indicates compare-match and overflow status and selects the effect of compare-match events on the timer output signal.

TCSR is initialized to H'10 at a reset and in the standby modes.

**Bit 7 – Compare-Match Flag B (CMFB):** This status flag is set to 1 when the timer count matches the time constant set in TCORB. CMFB must be cleared by software. It is set by hardware, however, and cannot be set by software.

#### Bit 7

CMFB	Description	(Initial value)
0	To clear CMFB, the CPU must read CMFB after it has been set to 1, then write a 0 in this bit.	
1	This bit is set to 1 when TCNT = TCORB.	

**Bit 6 – Compare-Match Flag A (CMFA):** This status flag is set to 1 when the timer count matches the time constant set in TCORA. CMFA must be cleared by software. It is set by hardware, however, and cannot be set by software.

**Bit 6**

T-49-19-08

CMFA	Description	
0	To clear CMFA, the CPU must read CMFA after it has been set to 1, then write a 0 in this bit.	(Initial value)
1	This bit is set to 1 when TCNT = TCORA.	

**Bit 5 – Timer Overflow Flag (OVF):** This status flag is set to 1 when the timer count overflows (changes from H'FF to H'00). OVF must be cleared by software. It is set by hardware, however, and cannot be set by software.

**Bit 5**

OVF	Description	
0	To clear OVF, the CPU must read OVF after it has been set to 1, then write a 0 in this bit.	(Initial value)
1	This bit is set to 1 when TCNT changes from H'FF to H'00.	

**Bit 4 – Reserved:** This bit is always read as 1. It cannot be written.

**Bits 3 to 0 – Output Select 3 to 0 (OS3 to OS0):** These bits specify the effect of compare-match events on the timer output signal<sup>1</sup>. Bits OS3 and OS2 control the effect of compare-match B on the output level. Bits OS1 and OS0 control the effect of compare-match A on the output level.

If compare-match A and B occur simultaneously, any conflict is resolved by giving highest priority to toggle, second-highest priority to 1 output, and third-highest priority to 0 output, as explained in item (4) in section 8.6, Application Notes.

After a reset, the timer output is 0 until the first compare-match event.

When all four output select bits are cleared to 0 the timer output signal is disabled.

Bit 3 OS3	Bit 2 OS2	Description	
0	0	No change when compare-match B occurs.	(Initial value)
0	1	Output changes to 0 when compare-match B occurs.	
1	0	Output changes to 1 when compare-match B occurs.	
1	1	Output inverts (toggles) when compare-match B occurs.	

T-49-19-08

Bit 1 OS1	Bit 0 OS0	Description
0	0	No change when compare-match A occurs. (Initial value)
0	1	Output changes to 0 when compare-match A occurs.
1	0	Output changes to 1 when compare-match A occurs.
1	1	Output inverts (toggles) when compare-match A occurs.

## 8.3 Operation

### 8.3.1 TCNT Incrementation Timing

The timer counter increments on a pulse generated once for each period of the clock source selected by bits CKS2 to CKS0 of the TCR.

**Internal Clock:** Internal clock sources are created from the system clock by a prescaler. The counter increments on an internal TCNT clock pulse generated from the falling edge of the prescaler output, as shown in figure 8-2. Bits CKS2 to CKS0 of the TCR can select one of the three internal clocks ( $\emptyset/8$ ,  $\emptyset/64$ , or  $\emptyset/1024$ ).




Figure 8-2. Count Timing for Internal Clock Input

**External Clock:** If external clock input (TMCI) is selected, the timer counter can increment on the rising edge, the falling edge, or both edges of the external clock signal. Figure 8-3 shows incrementation on both edges of the external clock signal.

The external clock pulse width must be at least 1.5 system clock periods for incrementation on a single edge, and at least 2.5 system clock periods for incrementation on both edges. See figure 8.4. The counter will not increment correctly if the pulse width is shorter than these values.




Figure 8-3. Count Timing for External Clock Input




Figure 8-4. Minimum External Clock Pulse Widths (Example)

### 8.3.2 Compare Match Timing

(1) **Setting of Compare-Match Flags A and B (CMFA and CMFB):** The compare-match flags are set to 1 by an internal compare-match signal generated when the timer count matches the time constant in TCNT or TCOR. The compare-match signal is generated at the last state in which the match is true, just before the timer counter increments to a new value.

Accordingly, when the timer count matches one of the time constants, the compare-match signal is not generated until the next period of the clock source. Figure 8-5 shows the timing of the setting of the compare-match flags.

T-49-19-08




Figure 8-5. Setting of Compare-Match Flags

**(2) Timing of Compare-Match Flag (CMFA or CMFB) Clearing:** The compare-match flag CMFA or CMFB is cleared when the CPU writes a 0 in this bit.




Figure 8-6. Clearing of Compare-Match Flags

**(3) Output Timing:** When a compare-match event occurs, the timer output (TMO0 or TMO1) changes as specified by the output select bits (OS3 to OS0) in the TCSR. Depending on these bits, the output can remain the same, change to 0, change to 1, or toggle. If compare-match A and B occur simultaneously, the higher priority compare-match determines the output level. See item (4) in section 8.6, Application Notes for details.

Figure 8-7 shows the timing when the output is set to toggle on compare-match A.




Figure 8-7. Timing of Timer Output

(4) **Timing of Compare-Match Clear:** Depending on the CCLR1 and CCLR0 bits in the TCR, the timer counter can be cleared when compare-match A or B occurs. Figure 8-8 shows the timing of this operation.




Figure 8-8. Timing of Compare-Match Clear

### 8.3.3 External Reset of TCNT

When the CCLR1 and CCLR0 bits in the TCR are both set to 1, the timer counter is cleared on the rising edge of an external reset input. Figure 8-9 shows the timing of this operation. The timer reset pulse width must be at least 1.5 system clock periods.




Figure 8-9. Timing of External Reset

### 8.3.4 Setting of TCSR Overflow Flag

(1) **Setting of TCSR Overflow Flag (OVF):** The overflow flag (OVF) is set to 1 when the timer count overflows (changes from H'FF to H'00). Figure 8-10 shows the timing of this operation.




Figure 8-10. Setting of Overflow Flag (OVF)

(2) **Timing of TCSR Overflow Flag (OVF) Clearing:** The overflow flag (OVF) is cleared when the CPU writes a 0 in this bit.






Figure 8-11. Clearing of Overflow Flag

## 8.4 Interrupts

Each channel in the 8-bit timer can generate three types of interrupts: compare-match A and B (CMIA and CMIB), and overflow (OVI). Each interrupt is requested when the corresponding enable bits are set in the TCR and TCSR. Independent signals are sent to the interrupt controller for each interrupt. Table 8-3 lists information about these interrupts.

Table 8-3. 8-Bit Timer Interrupts

Interrupt	Description	Priority
CMIA	Requested when CMFA and CMIEA are set	High
CMIB	Requested when CMFB and CMIEB are set	↕
OVI	Requested when OVF and OVIE are set	Low

## 8.5 Sample Application

In the example below, the 8-bit timer is used to generate a pulse output with a selected duty factor. The control bits are set as follows:

- (1) In the TCR, CCLR1 is cleared to 0 and CCLR0 is set to 1 so that the timer counter is cleared when its value matches the constant in TCORA.
- (2) In the TCSR, bits OS3 to OS0 are set to 0110, causing the output to change to 1 on compare-match A and to 0 on compare-match B.

With these settings, the 8-bit timer provides output of pulses at a rate determined by TCORA with a pulse width determined by TCORB. No software intervention is required.




Figure 8-12. Example of Pulse Output

### 8.6 Application Notes

Application programmers should note that the following types of contention can occur in the 8-bit timer.

- (1) **Contention between TCNT Write and Clear:** If an internal counter clear signal is generated during the T3 state of a write cycle to the timer counter, the clear signal takes priority and the write is not performed.

Figure 8-13 shows this type of contention.




Figure 8-13. TCNT Write-Clear Contention

(2) **Contention between TCNT Write and Increment:** If a timer counter increment pulse is generated during the T3 state of a write cycle to the timer counter, the write takes priority and the timer counter is not incremented.

Figure 8-14 shows this type of contention.

T-49-19-08




Figure 8-14. TCNT Write-Increment Contention

(3) **Contention between TCOR Write and Compare-Match:** If a compare-match occurs during the T3 state of a write cycle to TCORA or TCORB, the write takes precedence and the compare-match signal is inhibited.

Figure 8-15 shows this type of contention.




Figure 8-15. Contention between TCOR Write and Compare-Match

(4) **Contention between Compare-Match A and Compare-Match B:** If identical time constants are written in TCORA and TCORB, causing compare-match A and B to occur simultaneously, any conflict between the output selections for compare-match A and B is resolved by following the priority order in table 8-4.

Table 8-4. Priority of Timer Output

Output selection	Priority
Toggle	High
1 Output	↑
0 Output	
No change	Low

(5) **Incrementation Caused by Changing of Internal Clock Source:** When an internal clock source is changed, the changeover may cause the timer counter to increment. This depends on the time at which the clock select bits (CKS2 to CKS0) are rewritten, as shown in table 8-5.

The pulse that increments the timer counter is generated at the falling edge of the internal clock source signal. If clock sources are changed when the old source is high and the new source is low, as in case No. 3 in table 8-5, the changeover generates a falling edge that triggers the TCNT clock pulse and increments the timer counter.

T-49-19-08

Switching between an internal and external clock source can also cause the timer counter to increment. This type of switching should be avoided at external clock edges.

**Table 8-5. Effect of Changing Internal Clock Sources**

No.	Description	Timing chart
1	Low → Low* <sub>1</sub> : CKS1 and CKS0 are rewritten while both clock sources are low.	
2	Low → High* <sub>2</sub> : CKS1 and CKS0 are rewritten while old clock source is low and new clock source is high.	

\*<sub>1</sub> Including a transition from low to the stopped state (CKS1 = 0, CKS0 = 0), or a transition from the stopped state to low.

\*<sub>2</sub> Including a transition from the stopped state to high.

Table 8-5. Effect of Changing Internal Clock Sources (cont.)

T-49-19-08

No.	Description	Timing chart				
3	High → Low* <sub>1</sub> : CKS1 and CKS0 are rewritten while old clock source is high and new clock source is low.	Old clock source				
4	High → High: CKS1 and CKS0 are rewritten while both clock sources are high.	Old clock source				

\*<sub>1</sub> Including a transition from high to the stopped state.\*<sub>2</sub> The switching of clock sources is regarded as a falling edge that increments the TCNT.

## Section 9. Serial Communication Interface

### 9.1 Overview

T-49-19-08

The H8/325 series chips include a serial communication interface module (SCI) with two channels for transferring serial data to and from other chips. Either synchronous or asynchronous communication can be selected. Communication control functions are provided by internal registers.

#### 9.1.1 Features

The features of the on-chip serial communication interface are:

- Asynchronous and synchronous modes

- Asynchronous mode

The SCI can communicate with a UART (Universal Asynchronous Receiver/Transmitter), ACIA (Asynchronous Communication Interface Adapter), or other chip that employs standard asynchronous serial communication. Eight data formats are available.

- Data length: 7 or 8 bits

- Stop bit length: 1 or 2 bits

- Parity: Even, odd, or none

- Error detection: Parity, overrun, and framing errors

- Synchronous mode

The SCI can communicate with chips able to perform clocked serial data transfer.

- Data length: 8 bits

- Error detection: Overrun errors

- Full duplex communication

The transmitting and receiving sections are independent, so the SCI can transmit and receive simultaneously. Both the transmit and receive sections use double buffering, so continuous data transfer is possible in either direction.

- Built-in baud rate generator

Any specified baud rate can be generated.

- Internal or external clock source

The baud rate generator can operate on an internal clock source, or an external clock signal can be input at the SCK pin.

- Three interrupts

Transmit-end, receive-end, and receive-error interrupts are requested independently.

## 9.1.2 Block Diagram

T-49-19-08




Figure 9-1. Block Diagram of Serial Communication Interface

## 9.1.3 Input and Output Pins

Table 9-1 lists the input and output pins used by the SCI module.

Table 9-1. SCI Input/Output Pins

Name	Abbreviation		I/O	Function
	Channel 0	Channel 1		
Serial clock	SCK0	SCK1	Input/output	Serial clock input and output.
Serial receive data	RxD0	RxD1	Input	Receive data input.
Serial transmit data	TxD0	TxD1	Output	Transmit data output.



## 9.1.4 Register Configuration

T-49-19-08

Table 9-2 lists the SCI registers.

**Table 9-2. SCI Registers**


Channel	Name	Abbreviation	R/W	Initial value	Address
0	Receive shift register	RSR	—	—	—
	Receive data register	RDR	R	H'00	H'FFDD
	Transmit shift register	TSR	—	—	—
	Transmit data register	TDR	R/W	H'FF	H'FFDB
	Serial mode register	SMR	R/W	H'04	H'FFD8
	Serial control register	SCR	R/W	H'0C	H'FFDA
	Serial status register	SSR	R/(W)*	H'87	H'FFDC
	Bit rate register	BRR	R/W	H'FF	H'FFD9
1	Receive shift register	RSR	—	—	—
	Receive data register	RDR	R	H'00	H'FFE5
	Transmit shift register	TSR	—	—	—
	Transmit data register	TDR	R/W	H'FF	H'FFE3
	Serial mode register	SMR	R/W	H'04	H'FFE0
	Serial control register	SCR	R/W	H'0C	H'FFE2
	Serial status register	SSR	R/(W)*	H'87	H'FFE4
	Bit rate register	BRR	R/W	H'FF	H'FFE1

### Notes:

\* Software can write a 0 to clear the status flag bits, but cannot write a 1.

## 9.2 Register Descriptions

### 9.2.1 Receive Shift Register (RSR)



The RSR receives incoming data bits. When one data character (1 byte) has been received, it is transferred to the receive data register (RDR).

The CPU cannot read or write the RSR directly

**9.2.2 Receive Data Register (RDR) – H'FFDD**

Bit	7	6	5	4	3	2	1	0
Initial value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R

The RDR stores received data. As each character is received, it is transferred from the RSR to the RDR, enabling the RSR to receive the next character. This double-buffering allows the SCI to receive data continuously.

The CPU can read but not write the RDR. The RDR is initialized to H'00 at a reset and in the standby modes.

**9.2.3 Transmit Shift Register (TSR)**

Bit	7	6	5	4	3	2	1	0
Read/Write	—	—	—	—	—	—	—	—

The TSR holds the character currently being transmitted. When transmission of this character is completed, the next character is moved from the transmit data register (TDR) to the TSR and transmission of that character begins. If the CPU has not written the next character in the TDR, no data are transmitted.

The CPU cannot read or write the TSR directly.

**9.2.4 Transmit Data Register (TDR) – H'FFDB**

Bit	7	6	5	4	3	2	1	0
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The TDR is an 8-bit readable/writable register that holds the next character to be transmitted. When the TSR becomes empty, the character written in the TDR is transferred to the TSR. Continuous data transmission is possible by writing the next byte in the TDR while the current byte is being transmitted from the TSR.

The TDR is initialized to H'FF at a reset and in the standby modes.

## 9.2.5 Serial Mode Register (SMR) – H'FFD8

T-49-19-08

Bit	7	6	5	4	3	2	1	0
	C/ $\bar{A}$	CHR	PE	O/ $\bar{E}$	STOP	—	CKS1	CKS0
Initial value	0	0	0	0	0	1	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	—	R/W	R/W

The SMR is an 8-bit readable/writable register that controls the communication format and selects the clock rate for the internal clock source. It is initialized to H'04 at a reset and in the standby modes.

For further information on communication formats, see tables 9-5 and 9-7 section 9.3, Operation.

**Bit 7 – Communication Mode (C/ $\bar{A}$ ):** This bit selects the asynchronous or synchronous communication mode.

## Bit 7

C/ $\bar{A}$	Description	(Initial value)
0	Asynchronous communication.	(Initial value)
1	Clock-synchronized communication.	

**Bit 6 – Character Length (CHR):** This bit selects the character length in asynchronous mode. It is ignored in synchronous mode.

## Bit 6

CHR	Description	(Initial value)
0	8 Bits per character.	(Initial value)
1	7 Bits per character.	

**Bit 5 – Parity Enable (PE):** This bit selects whether to add a parity bit in asynchronous mode. It is ignored in synchronous mode.

## Bit 5

PE	Description	(Initial value)
0	Transmit: No parity bit is added. Receive: Parity is not checked.	(Initial value)
1	Transmit: A parity bit is added. Receive: Parity is checked.	

**Bit 4 – Parity Mode ( $O/\bar{E}$ ):** In asynchronous mode, when parity is enabled ( $PE = 1$ ), this bit selects even or odd parity.

T-49-19-08

Even parity means that a parity bit is added to the data bits for each character to make the total number of 1's even. Odd parity means that the total number of 1's is made odd.

This bit is ignored when  $PE = 0$ , and in the synchronous mode.

**Bit 4** **$O/\bar{E}$  Description**

$O/\bar{E}$	Description	(Initial value)
0	Even parity.	
1	Odd parity.	

**Bit 3 – Stop Bit Length (STOP):** This bit selects the number of stop bits. It is ignored in the synchronous mode.

**Bit 3****STOP Description**

STOP	Description	(Initial value)
0	1 Stop bit.	
1	2 Stop bits.	

**Bit 2 – Reserved:** This bit cannot be modified and is always read as 1.

**Bits 1 and 0 – Clock Select 1 and 0 (CKS1 and CKS0):** These bits select the internal clock source when the baud rate generator is clocked internally.

**Bit 1 Bit 0****CKS1 CKS0 Description**

CKS1	CKS0	Description	(Initial value)
0	0	$\emptyset$ clock	
0	1	$\emptyset/4$ clock	
1	0	$\emptyset/16$ clock	
1	1	$\emptyset/64$ clock	

For further information about SMR settings, see tables 9-5 to 9-7 in Section 9.3, Operation.

## 9.2.6 Serial Control Register (SCR) – H'FFDA

T-49-19-08

Bit	7	6	5	4	3	2	1	0
	TIE	RIE	TE	RE	—	—	CKE1	CKE0
Initial value	0	0	0	0	1	1	0	0
Read/Write	R/W	R/W	R/W	R/W	—	—	R/W	R/W

The SCR is an 8-bit readable/writable register that enables or disables various SCI functions. It is initialized to H'0C at a reset and in the standby modes.

**Bit 7 – Transmit Interrupt Enable (TIE):** This bit enables or disables the transmit-end interrupt (TXI) requested when the transmit data register empty (TDRE) bit in the serial status register (SSR) is set to 1.

## Bit 7

TIE	Description	
0	The transmit-end interrupt request (TXI) is disabled.	(Initial value)
1	The transmit-end interrupt request (TXI) is enabled.	

**Bit 6 – Receive Interrupt Enable (RIE):** This bit enables or disables the receive-end interrupt (RXI) requested when the receive data register full (RDRF) bit in the serial status register (SSR) is set to 1, and the receive error interrupt (ERI) requested when the overrun error bit (ORER), framing error bit (FER), or parity error bit (PER) is set to 1.

## Bit 6

RIE	Description	
0	The receive-end interrupt (RXI) request is disabled.	(Initial value)
1	The receive-end interrupt (RXI) request is enabled.	

**Bit 5 – Transmit Enable (TE):** This bit enables or disables the transmit function. When the transmit function is enabled, the TxD pin is automatically used for output. When the transmit function is disabled, the TxD pin can be used as a general-purpose I/O port.

## Bit 5

TE	Description	
0	The transmit function is disabled. The TxD pin can be used for general-purpose I/O.	(Initial value)
1	The transmit function is enabled. The TxD pin is used for output.	

**Bit 4 – Receive Enable (RE):** This bit enables or disables the receive function. When the receive function is enabled, the RxD pin is automatically used for input. When the receive function is disabled, the RxD pin is available as a general-purpose I/O port.

**Bit 4**

T-49-19-08

**RE Description**

RE	Description	(Initial value)
0	The receive function is disabled. The RxD pin can be used for general-purpose I/O.	(Initial value)
1	The receive function is enabled. The RxD pin is used for input.	

**Bits 3 and 2 – Reserved:** These bits cannot be modified and are always read as 1.

**Bit 1 – Clock Enable 1 (CKE1):** This bit selects the internal or external clock source for the baud rate generator. When the external clock source is selected, the SCK pin is automatically used for input of the external clock signal.

**Bit 1****CKE1 Description**

CKE1	Description	(Initial value)
0	Internal clock source. When $C/\overline{A} = 1$ , the clock is output at SCK. When $C/\overline{A} = 0$ , clock output depends on CKE0.	(Initial value)
1	External clock source, input at SCK.	

**Bit 0 – Clock Enable 0 (CKE0):** When an internal clock source is used in asynchronous mode, this bit enables or disables serial clock output at the SCK pin.

This bit is ignored when the external clock is selected, or when the synchronous mode is selected.

**Bit 0****CKE0 Description**

CKE0	Description	(Initial value)
0	The SCK pin is not used by the SCI (and is available as a general-purpose I/O port).	(Initial value)
1	The SCK pin is used for serial clock output.	

For further information on clock source selection, see table 9-6 in Section 9.3, Operation.

**9.2.7 Serial Status Register (SSR) – H'FFDC**

Bit	7	6	5	4	3	2	1	0
	TDRE	RDRF	ORER	FER	PER	—	—	—
Initial value	1	0	0	0	0	1	1	1
Read/Write	R/(W)*	R/(W)*	R/(W)*	R/(W)*	R/(W)*	—	—	—

\* Software can write a 0 to clear the flags, but cannot write a 1 in these bits.

The SSR is an 8-bit register that indicates transmit and receive status. It is initialized to H'87 at a reset and in the standby modes.

**Bit 7 – Transmit Data Register Empty (TDRE):** This bit indicates when the TDR contents have been transferred to the TSR and the next character can safely be written in the TDR.

**Bit 7**

TDRE	Description
0	To clear TDRE, the CPU must read TDRE after it has been set to 1, then write a 0 in this bit.
1	This bit is set to 1 at the following times: <span style="float: right;">(Initial value)</span> (1) When TDR contents are transferred to the TSR. (2) When the TE bit in the SCR is cleared to 0.

**Bit 6 – Receive Data Register Full (RDRF):** This bit indicates when one character has been received and transferred to the RDR.

**Bit 6**

RDRF	Description
0	To clear RDRF, the CPU must read RDRF after it has been set to 1, then write a 0 in this bit. <span style="float: right;">(Initial value)</span>
1	This bit is set to 1 when one character is received without error and transferred from the RSR to the RDR.

**Bit 5 – Overrun Error (ORER):** This bit indicates an overrun error during reception.

**Bit 5**

ORER	Description	T-49-19-08
0	To clear ORER, the CPU must read ORER after it has been set to 1, then write a 0 in this bit.	(Initial value)
1	This bit is set to 1 if reception of the next character ends while the receive data register is still full (RDRF = 1).	

**Bit 4 – Framing Error (FER):** This bit indicates a framing error during data reception in asynchronous mode. It has no meaning in synchronous mode.

**Bit 4**

FER	Description	(Initial value)
0	To clear FER, the CPU must read FER after it has been set to 1, then write a 0 in this bit.	(Initial value)
1	This bit is set to 1 if a framing error occurs (stop bit = 0).	

**Bit 3 – Parity Error (PER):** This bit indicates a parity error during data reception in asynchronous mode, when a communication format with parity bits is used.

This bit has no meaning in synchronous mode, or when a communication format without parity bits is used.

**Bit 3**

PER	Description	(Initial value)
0	To clear PER, the CPU must read PER after it has been set to 1, then write a 0 in this bit.	(Initial value)
1	This bit is set to 1 when a parity error occurs (the parity of the received data does not match the parity selected by the $O/\bar{E}$ bit in the SMR).	

**Bits 2 to 0 – Reserved:** These bits cannot be modified and are always read as 1.



T-49-19-08

**9.2.8 Bit Rate Register (BRR) – H'FFD9**

Bit	7	6	5	4	3	2	1	0
	□	□	□	□	□	□	□	□
Initial value	1	1	1	1	1	1	1	1
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

The BRR is an 8-bit register that, together with the CKS1 and CKS0 bits in the SMR, determines the baud rate output by the baud rate generator.

The BRR is initialized to H'FF (the slowest rate) at a reset and in the standby modes.

Tables 9-3 and 9-4 show examples of BRR (N) and CKS (n) settings for commonly used bit rates.

**Table 9-3. Examples of BRR Settings in Asynchronous Mode (1)**

Bit rate	XTAL Frequency (MHz)											
	2			2.4576			4			4.194304		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	70	+0.03	1	86	+0.31	1	141	+0.03	1	148	-0.04
150	0	207	+0.16	0	255	0	1	103	+0.16	1	108	+0.21
300	0	103	+0.16	0	127	0	0	207	+0.16	0	217	+0.21
600	0	51	+0.16	0	63	0	0	103	+0.16	0	108	+0.21
1200	0	25	+0.16	0	31	0	0	51	+0.16	0	54	-0.70
2400	0	12	+0.16	0	15	0	0	25	+0.16	0	26	+1.14
4800	—	—	—	0	7	0	0	12	+0.16	0	13	-2.48
9600	—	—	—	0	3	0	—	—	—	—	—	—
19200	—	—	—	0	1	0	—	—	—	—	—	—
31250	—	—	—	—	—	—	0	1	0	—	—	—
38400	—	—	—	0	0	0	—	—	—	—	—	—

Table 9-3. Examples of BRR Settings in Asynchronous Mode (2)

T-49-19-08

Bit rate	XTAL Frequency (MHz)											
	4.9152			6			7.3728			8		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	1	174	-0.26	2	52	+0.50	2	64	+0.70	2	70	+0.03
150	1	127	0	1	155	+0.16	1	191	0	1	207	+0.16
300	0	255	0	1	77	+0.16	1	95	0	1	103	+0.16
600	0	127	0	0	155	+0.16	0	191	0	0	207	+0.16
1200	0	63	0	0	77	+0.16	0	95	0	0	103	+0.16
2400	0	31	0	0	38	+0.16	0	47	0	0	51	+0.16
4800	0	15	0	0	19	-2.34	0	23	0	0	25	+0.16
9600	0	7	0	—	—	—	0	11	0	0	12	+0.16
19200	0	3	0	—	—	—	0	5	0	—	—	—
31250	—	—	—	0	2	0	—	—	—	0	3	0
38400	0	1	0	—	—	—	0	2	0	—	—	—

Table 9-3. Examples of BRR Settings in Asynchronous Mode (3)

Bit rate	XTAL Frequency (MHz)											
	9.8304			10			12			12.288		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	86	+0.31	2	88	-0.25	2	106	-0.44	2	108	+0.08
150	1	255	0	2	64	+0.16	2	77	0	2	79	0
300	1	127	0	1	129	+0.16	1	155	0	1	159	0
600	0	255	0	1	64	+0.16	1	77	0	1	79	0
1200	0	127	0	0	129	+0.16	0	155	+0.16	0	159	0
2400	0	63	0	0	64	+0.16	0	77	+0.16	0	79	0
4800	0	31	0	0	32	-1.36	0	38	+0.16	0	39	0
9600	0	15	0	0	15	+1.73	0	19	-2.34	0	19	0
19200	0	7	0	0	7	+1.73	—	—	—	0	4	0
31250	0	4	-1.70	0	4	0	0	5	0	0	5	+2.40
38400	0	3	0	0	3	+1.73	—	—	—	—	—	—

Table 9-3. Examples of BRR Settings in Asynchronous Mode (4)

T-49-19-08

Bit rate	XTAL Frequency (MHz)											
	14.7456			16			19.6608			20		
	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)	n	N	Error (%)
110	2	130	-0.07	2	141	+0.03	2	174	-0.26	3	43	+0.88
150	2	95	0	2	103	+0.16	2	127	0	2	129	+0.16
300	1	191	0	1	207	+0.16	1	255	0	2	64	+0.16
600	1	95	0	1	103	+0.16	1	127	0	1	129	+0.16
1200	0	191	0	0	207	+0.16	0	255	0	1	64	+0.16
2400	0	95	0	0	103	+0.16	0	127	0	0	129	+0.16
4800	0	47	0	0	51	+0.16	0	63	0	0	64	+0.16
9600	0	23	0	0	25	+0.16	0	31	0	0	32	-1.36
19200	0	11	0	0	12	+0.16	0	15	0	0	15	+1.73
31250	—	—	—	0	7	0	0	9	-1.70	0	9	0
38400	0	5	0	—	—	—	0	7	0	0	7	+1.73

Note: If possible, the error should be within 1%.

$$B = \text{OSC} \times 10^6 / [64 \times 2^{2n} \times (N + 1)]$$

N: BRR value ( $0 \leq N \leq 255$ )

OSC: Crystal oscillator frequency in MHz

B: Bit rate (bits/second)

n: Internal clock source (0, 1, 2, or 3)

The meaning of n is given by the table below:

n	CKS1	CKS0	Clock
0	0	0	∅
1	0	1	∅/4
2	1	0	∅/16
3	1	1	∅/64

Table 9-4. Examples of BRR Settings in Synchronous Mode

T-49-19-08

Bit rate	XTAL Frequency (MHz)											
	2		4		8		10		16		20	
	n	N	n	N	n	N	n	N	n	N	n	N
100	—	—	—	—	—	—	—	—	—	—	—	—
250	1	249	2	124	2	249	—	—	3	124	—	—
500	1	124	1	249	2	124	—	—	2	249	—	—
1k	0	249	1	124	1	249	—	—	2	124	—	—
2.5k	0	99	0	199	1	99	1	124	1	199	1	249
5k	0	49	0	99	0	199	0	249	1	99	1	124
10k	0	24	0	49	0	99	0	124	0	199	0	249
25k	0	9	0	19	0	39	0	49	0	79	0	99
50k	0	4	0	9	0	19	0	24	0	39	0	49
100k	—	—	0	4	0	9	—	—	0	19	0	24
250k	0	0*	0	1	0	3	0	4	0	7	0	9
500k			0	0*	0	1	—	—	0	3	0	4
1M					0	0*	—	—	0	1	—	—
2.5M										0	0*	

**Notes:**

Blank: No setting is available.

—: A setting is available, but the bit rate is inaccurate.

\*: Continuous transfer is not possible.

$$B = OSC \times 10^6 / [8 \times 2^{2n} \times (N + 1)]$$

N: BRR value (0 ≤ N ≤ 255)

OSC: Crystal oscillator frequency in MHz

B: Bit rate (bits per second)

n: Internal clock source (0, 1, 2, or 3)

The meaning of n is given by the table below:

n	CKS1	CKS0	Clock
0	0	0	∅
1	0	1	∅/4
2	1	0	∅/16
3	1	1	∅/64

T-49-19-08

## 9.3 Operation

### 9.3.1 Overview

The SCI supports serial data transfer in both asynchronous and synchronous modes.

The communication format depends on settings in the SMR as indicated in table 9-5. The clock source and usage of the SCK pin depend on settings in the SMR and SCR as indicated in table 9-6.

**Table 9-5. Communication Formats Used by SCI**

C/A	SMR			Mode	Format	Parity	Stop bit length		
	CHR	PE	STOP						
0	0	0	0	Asynchronous	8-Bit data	None	1		
			1				2		
			1				0	1	
			1				1	2	
	1	0	0		Asynchronous	7-Bit data	None	1	
			1					2	
			1					0	1
			1					1	2
1	—	—	—	Synchronous	8-Bit data	—	—		

**Table 9-6. SCI Clock Source Selection**

SMR C/A	SCR		Clock source	SCK pin
	CKE1	CKE0		
0 (Async mode)	0	0	Internal	Input/output port*
		1		Serial clock output at bit rate
	1	0	External	Serial clock input at 16 × bit rate
		1		Serial clock output
1 (Sync mode)	0	0	Internal	Serial clock output
		1		Serial clock input
	1	0	External	Serial clock input
		1		Serial clock output

\* Not used by the SCI.

Transmitting and receiving operations in the two modes are described next.

### 9.3.2 Asynchronous Mode

T-49-19-08

In asynchronous mode, each character is individually synchronized by framing it with a start bit and stop bit.

Full duplex data transfer is possible because the SCI has independent transmit and receive sections. Double buffering in both sections enables the SCI to be programmed for continuous data transfer.

Figure 9-2 shows the general format of one character sent or received in the asynchronous mode. The communication channel is normally held in the mark state (high). Character transmission or reception starts with a transition to the space state (low).

The first bit transmitted or received is the start bit (low). It is followed by the data bits, in which the least significant bit (LSB) comes first. The data bits are followed by the parity bit, if present, then the stop bit or bits (high) confirming the end of the frame.

In receiving, the SCI synchronizes on the falling edge of the start bit, and samples each bit at the center of the bit (at the 8th cycle of the internal serial clock, which runs at 16 times the bit rate).




Figure 9-2. Data Format in Asynchronous Mode

(1) **Data Format:** Table 9-7 lists the data formats that can be sent and received in asynchronous mode. Eight formats can be selected by bits in the SMR.

Table 9-7. Data Formats in Asynchronous Mode

T-49-19-08

**SMR bits**

CHR	PE	STOP	Data format			
0	0	0	START	8-Bit data	STOP	
0	0	1	START	8-Bit data	STOP	STOP
0	1	0	START	8-Bit data	P	STOP
0	1	1	START	8-Bit data	P	STOP STOP
1	0	0	START	7-Bit data	STOP	
1	0	1	START	7-Bit data	STOP	STOP
1	1	0	START	7-Bit data	P	STOP
1	1	1	START	7-Bit data	P	STOP STOP

**Note**

START: Start bit

STOP: Stop bit

P: Parity bit

(2) **Clock:** In asynchronous mode it is possible to select either an internal clock created by the on-chip baud rate generator, or an external clock input at the SCK pin. Refer to table 9-6.

If an external clock is input at the SCK pin, its frequency should be 16 times the desired baud rate.

If the internal clock provided by the on-chip baud rate generator is selected and the SCK pin is used for clock output, the output clock frequency is equal to the baud rate, and the clock pulse rises at the center of the transmit data bits. Figure 9-3 shows the phase relationship between the output clock and transmit data.




Figure 9-3. Phase Relationship between Clock Output and Transmit Data

**(3) Data Transmission and Reception**

T-49-19-08

- **SCI Initialization:** Before data can be transmitted or received, the SCI must be initialized by software. To initialize the SCI, software must clear the TE and RE bits to 0, then execute the following procedure.
  - ① Set the desired communication format in the SMR.
  - ② Write the value corresponding to the desired baud rate in the BRR. (This step is not necessary if an external clock is used.)
  - ③ Select the clock and enable desired interrupts in the SCR.
  - ④ Set the TE and/or RE bit in the SCR to 1.

The TE and RE bits must both be cleared to 0 whenever the operating mode or data format is changed.

After changing the operating mode or data format, before setting the TE and RE bits to 1 software must wait for at least the transfer time for 1 bit at the selected baud rate, to make sure the SCI is initialized. If an external clock is used, the clock must not be stopped.

When clearing the TDRE bit during data transmission, to assure transfer of the correct data, do not clear the TDRE bit until after writing data in the TDR. Similarly, in receiving data, do not clear the RDRF bit until after reading data from the RDR.

- **Data Transmission:** The procedure for transmitting data is as follows.

- ① Set up the desired transmitting conditions in the SMR, SCR, and BRR.
- ② Set the TE bit in the SCR to 1.  
The TxD pin will automatically be switched to output and one frame\* of all 1's will be transmitted, after which the SCI is ready to transmit data.
- ③ Check that the TDRE bit is set to 1, then write the first byte of transmit data in the TDR. Next clear the TDRE bit to 0.



- ④ The first byte of transmit data is transferred from the TDR to the TSR and sent in the designated format as follows.
- i) Start bit (one 0 bit).
  - ii) Transmit data (seven or eight bits, starting from bit 0)
  - iii) Parity bit (odd or even parity bit, or no parity bit)
  - iv) Stop bit (one or two consecutive 1 bits)

T-49-19-08

- ⑤ Transfer of the transmit data from the TDR to the TSR makes the TDR empty, so the TDRE bit is set to 1.

If the TIE bit is set to 1, a transmit-end interrupt (TXI) is requested.

When the transmit function is enabled but the TDR is empty (TDRE = 1), the output at the TxD pin is held at 1 until the TDRE bit is cleared to 0.

\* A frame is the data for one character, including the start bit and stop bit(s).

• **Data Reception:** The procedure for receiving data is as follows.

- ① Set up the desired receiving conditions in the SMR, SCR, and BRR.

- ② Set the RE bit in the SCR to 1.

The RxD pin is automatically be switched to input and the SCI is ready to receive data.

- ③ The SCI synchronizes with the incoming data by detecting the start bit, and places the received bits in the RSR. At the end of the data, the SCI checks that the stop bit is 1.

- ④ When a complete frame has been received, the SCI transfers the received data from the RSR to the RDR so that it can be read. If the character length is 7 bits, the most significant bit of the RDR is cleared to 0.

At the same time, the SCI sets the RDRF bit in the SSR to 1. If the RIE bit is set to 1, a receive-end interrupt (RXI) is requested.

- ⑤ The RDRF bit is cleared to 0 when software reads the SSR, then writes a 0 in the RDRF bit. The RDR is then ready to receive the next character from the RSR.

When a frame is not received correctly, a receive error occurs. There are three types of receive errors, listed in table 9-8.

If a receive error occurs, the RDRF bit in the SSR is not set to 1. (For an overrun error, RDRF is already set to 1.) The corresponding error flag is set to 1 instead. If the RIE bit in the SCR is set to 1, a receive-error interrupt (ERI) is requested.

**T-49-19-08**

When a framing or parity error occurs, the RSR contents are transferred to the RDR. If an overrun error occurs, however, the RSR contents are not transferred to the RDR.

If multiple receive errors occur simultaneously, all the corresponding error flags are set to 1.

To clear a receive-error flag (ORER, FER, or PER), software must read the SSR and then write a 0 in the flag bit.

**Table 9-8. Receive Errors**


<b>Name</b>	<b>Abbreviation</b>	<b>Description</b>
Overrun error	ORER	Reception of the next frame ends while the RDRF bit is still set to 1. The RSR contents are not transferred to the RDR.
Framing error	FER	A stop bit is 0. The RSR contents are transferred to the RDR.
Parity error	PER	The parity of a frame does not match the value selected by the $O/\bar{E}$ bit in the SMR. The RSR contents are transferred to the RDR.

### 9.3.3 Synchronous Mode

The synchronous mode is suited for high-speed, continuous data transfer. Each bit of data is synchronized with a serial clock pulse at the SCK pin.

Continuous data transfer is enabled by the double buffering employed in both the transmit and receive sections of the SCI. Full duplex communication is possible because the transmit and receive sections are independent.

**(1) Data Format:** Figure 9-4 shows the communication format used in the synchronous mode. The data length is 8 bits for both the transmit and receive directions. The least significant bit (LSB) is sent and received first. Each bit of transmit data is output from the falling edge of the serial clock pulse to the next falling edge. Received bits are latched on the rising edge of the serial clock pulse.



**Figure 9-4. Data Format in Synchronous Mode**

(2) **Clock:** Either the internal serial clock created by the on-chip baud rate generator or an external clock input at the SCK pin can be selected in the synchronous mode. See table 9-6 for details.

### (3) Data Transmission and Reception

- **SCI Initialization:** Before data can be transmitted or received, the SCI must be initialized by software. To initialize the SCI, software must clear the TE and RE bits to 0 to disable both the transmit and receive functions, then execute the following procedure.

- ① Write the value corresponding to the desired bit rate in the BRR. (This step is not necessary if an external clock is used.)
- ② Select the clock and enable desired interrupts in the SCR. Leave bit 0 (CKE0) cleared to 0.
- ③ Select synchronous mode in the SMR.
- ④ Set the TE and/or RE bit in the SCR to 1.

The TE and RE bits must both be cleared to 0 whenever the operating mode or data format is changed. After changing the operating mode or data format, before setting the TE and RE bits to 1 software must wait for at least 1 bit transfer time at the selected communication speed, to make sure the SCI is initialized.

When clearing the TDRE bit during data transmission, to assure correct data transfer, do not clear the TDRE bit until after writing data in the TDR. Similarly, in receiving data, do not clear the RDRF bit until after reading data from the RDR.

T-49-19-08

• **Data Transmission:** The procedure for transmitting data is as follows.

- ① Set up the desired transmitting conditions in the SMR, BRR, and SCR.
- ② Set the TE bit in the SCR to 1.  
The TxD pin will automatically be switched to output, after which the SCI is ready to transmit data.
- ③ Check that the TDRE bit is set to 1, then write the first byte of transmit data in the TDR. Next clear the TDRE bit to 0.
- ④ The first byte of transmit data is transferred from the TDR to the TSR and sent, each bit synchronized with a clock pulse. Bit 0 is sent first.  
Transfer of the transmit data from the TDR to the TSR makes the TDR empty, so the TDRE bit is set to 1. If the TIE bit is set to 1, a transmit-end interrupt (TXI) is requested.

The TDR and TSR function as a double buffer. Continuous data transmission can be achieved by writing the next transmit data in the TDR and clearing the TDRE bit to 0 while the SCI is transmitting the current data from the TSR.

If an internal clock source is selected, after transferring the transmit data from the TDR to the TSR, while transmitting the data from the TSR the SCI also outputs a serial clock signal at the SCK pin. When all data bits in the TSR have been transmitted, if the TDR is empty (TDRE = 1), serial clock output is suspended until the next data byte is written in the TDR and the TDRE bit is cleared to 0. During this interval the TxD pin continues to output the value of the last bit of the previous data.

If the external clock source is selected, data transmission is synchronized with the clock signal input at the SCK pin. When all data bits in the TSR have been transmitted, if the TDR is empty (TDRE = 1) but external clock pulses continue to arrive, the TxD pin outputs the value of last bit of the previous data.

• **Data Reception:** The procedure for receiving data is as follows.

① Set up the desired receiving conditions in the SMR, BRR, and SCR.

T-49-19-08

② Set the RE bit in the SCR to 1.

The RxD pin is automatically be switched to input and the SCI is ready to receive data.

③ Incoming data bits are latched in the RSR on eight clock pulses.

When 8 bits of data have been received, the SCI sets the RDRF bit in the SSR to 1. If the RIE bit is set to 1, a receive-end interrupt (RXI) is requested.

④ The SCI transfers the received data byte from the RSR to the RDR so that it can be read.

The RDRF bit is cleared when software reads the RDRF bit in the SSR, then writes a 0 in the RDRF bit.

The RDR and RSR function as a double buffer. Data can be received continuously by reading each byte of data from the RDR and clearing the RDRF bit to 0 before the last bit of the next byte is received.

In general, an external clock source should be used for receiving data.

If an internal clock source is selected, the SCI starts receiving data as soon as the RE bit is set to 1. The serial clock is also output at the SCK pin. The SCI continues receiving until the RE bit is cleared to 0.

If the last bit of the next data byte is received while the RDRF bit is still set to 1, an overrun error occurs and the ORER bit is set to 1. If the RIE bit is set to 1, a receive-error interrupt (ERI) is requested. The data received in the RSR are not transferred to the RDR when an overrun error occurs.

After an overrun error, reception of the next data is enabled when the ORER bit is cleared to 0.

• **Simultaneous Transmit and Receive:** The procedure for transmitting and receiving simultaneously is as follows:

① Set up the desired communication conditions in the SMR, BRR, and SCR.

② Set the TE and RE bits in the SCR to 1.

The TxD and RxD pins are automatically switched to output and input, respectively, and the SCI is ready to transmit and receive data.

- ③ Data transmitting and receiving start when the TDRE bit in the SSR is cleared to 0.
- ④ Data are sent and received in synchronization with eight clock pulses. **T-49-19-08**
- ⑤ First, the transmit data are transferred from the TDR to the TSR. This makes the TDR empty, so the TDRE bit is set to 1. If the TIE bit is set to 1, a transmit-end interrupt (TXI) is requested. If continuous data transmission is desired, software must read the TDRE bit in the SSR, write the next transmit data in the TDR, then clear the TDRE bit to 0.  
If the TDRE bit is not cleared to 0 by the time the SCI finishes sending the current byte from the TSR, the TxD pin continues to output the value of last bit of the previous data.
- ⑥ In the receiving section, when 8 bits of data have been received they are transferred from the RSR to the RDR and the RDRF bit in the SSR is set to 1. If the RIE bit is set to 1, a receive-end interrupt (RXI) is requested.
- ⑦ To clear the RDRF bit software should read the RDRF bit in the SSR, read the data in the RDR, then write a 0 in the RDRF bit.  
For continuous data reception, software should clear the RDRF bit to 0 before reception of the next 8 bits is completed.

If the last bit of the next byte is received while the RDRF bit is still set to 1, an overrun error occurs. The error is handled as described under "Data Reception" above. The overrun error does not affect the transmit section of the SCI, which continues to transmit normally.

## 9.4 Interrupts

The SCI can request three types of interrupts: transmit-end (TXI), receive-end (RXI), and receive-error (ERI). Interrupt requests are enabled or disabled by the TIE and RIE bits in the SCR. Independent signals are sent to the interrupt controller for each type of interrupt. The transmit-end and receive-end interrupt request signals are obtained from the TDRE and RDRF flags. The receive-error interrupt request signal is the logical OR of the three error flags: overrun error (ORER), framing error (FER), and parity error (PER). Table 9-9 lists information about these interrupts.

Table 9-9. SCI Interrupts

Interrupt	Description	Priority
ERI	Receive-error interrupt, requested when ORER, FER, or PER is set. RIE must also be set.	High
RXI	Receive-end interrupt, requested when RDRF and RIE are set.	↕
TXI	Transmit-end interrupt, requested when TDRE and TIE are set.	Low

## 9.5 Application Notes

Application programmers should note the following features of the SCI.

(1) **TDR Write:** The TDRE bit in the SSR is simply a flag that indicates that the TDR contents have been transferred to the TSR. The TDR contents can be rewritten regardless of the TDRE value. If a new byte is written in the TDR while the TDRE bit is 0, before the old TDR contents have been moved into the TSR, the old byte will be lost. Normally, software should check that the TDRE bit is set to 1 before writing to the TDR.

(2) **Multiple Receive Errors:** Table 9-10 lists the values of flag bits in the SSR when multiple receive errors occur, and indicates whether the RSR contents are transferred to the RDR.

Table 9-10. SSR Bit States and Data Transfer When Multiple Receive Errors Occur

Receive error	SSR Bits				RSR → RDR* <sub>2</sub>
	RDRF	ORER	FER	PER	
Overflow error	1* <sub>1</sub>	1	0	0	No
Framing error	0	0	1	0	Yes
Parity error	0	0	0	1	Yes
Overflow + framing errors	1* <sub>1</sub>	1	1	0	No
Overflow + parity errors	1* <sub>1</sub>	1	0	1	No
Framing + parity errors	0	0	1	1	Yes
Overflow + framing + parity errors	1* <sub>1</sub>	1	1	1	No

\*<sub>1</sub> Set to 1 before the overflow error occurs.

\*<sub>2</sub> Yes: The RSR contents are transferred to the RDR.

No: The RSR contents are not transferred to the RDR.

**(3) Line Break Detection:** When the RxD pin receives a continuous stream of 0's in asynchronous mode (line-break state), a framing error occurs because the SCI detects a 0 stop bit. The value H'00 is transferred from the RSR to the RDR. Software can detect the line-break state as a framing error accompanied by H'00 data in the RDR.

T-49-19-08

The SCI continues to receive data, so if the FER bit is cleared to 0 another framing error will occur.

**(4) Sampling Timing and Receive Margin in Asynchronous Mode:** The serial clock used by the SCI in asynchronous mode runs at 16 times the baud rate. The falling edge of the start bit is detected by sampling the RxD input on the falling edge of this clock. After the start bit is detected, each bit of receive data in the frame (including the start bit, parity bit, and stop bit or bits) is sampled on the rising edge of the serial clock pulse at the center of the bit. See figure 9-6.

It follows that the receive margin can be calculated as in equation (1).

When the absolute frequency deviation of the clock signal is 0 and the clock duty factor is 0.5, data can theoretically be received with distortion up to the margin given by equation (2). This is a theoretical limit, however. In practice, system designers should allow a margin of 20% to 30%.






Figure 9-5. Sampling Timing (Asynchronous Mode)

$$M = \{ (0.5 - 1/2N) - (D - 0.5)/N - (L - 0.5)F \} \times 100 \quad (1)$$

M: Receive margin

N: Ratio of basic clock to baud rate (N = 16)

D: Duty factor of clock—ratio of high pulse width to low width (0.5 to 1.0)

L: Frame length (9 to 12)

F: Absolute clock frequency deviation

When D = 0.5 and F = 0

$$M = (0.5 - 1/2 \times 16) \times 100 \quad (2)$$

HITACHI/ (MCU/MPU)

50E D ■ 4496204 0029822 309 ■ HIT3

T-49-19-08

## Section 10. RAM

T-49-19-08

### 10.1 Overview

The H8/325 and H8/324 have 1 Kbyte of on-chip static RAM, the H8/323 has 512 bytes, and the H8/322 has 256 bytes. The on-chip RAM is connected to the CPU by a 16-bit data bus. Both byte and word access to the on-chip RAM are performed in two states, enabling rapid data transfer and instruction execution.

The on-chip RAM occupies the following addresses in the chip's address space.

H8/325, H8/324: H'FB80 to H'FF7F

H8/323: H'FD80 to H'FF7F

H8/322: H'FE80 to H'FF7F

The RAME bit in the system control register (SYSCR) can enable or disable the on-chip RAM, permitting these addresses to be allocated to external memory instead, if so desired.

### 10.2 Block Diagram

Figure 10-1 is a block diagram of the on-chip RAM.




Figure 10-1. Block Diagram of On-Chip RAM (H8/325)

T-49-19-08

### 10.3 RAM Enable Bit (RAME)

The on-chip RAM is enabled or disabled by the RAME (RAM Enable) bit in the system control register (SYSCR). Table 10-1 lists information about the system control register.

**Table 10-1. System Control Register**

Name	Abbreviation		R/W	Initial value	Address			
System control register	SYSCR		R/W	H'0B	H'FFC4			
Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	—	NMIEG	—	RAME
Initial value	0	0	0	0	1	0	1	1
Read/Write	R/W	R/W	R/W	R/W	—	R/W	—	R/W

The only bit in the system control register that concerns the on-chip RAM is the RAME bit. See section 2.4.2, System Control Register for the other bits.

**Bit 0 – RAM Enable (RAME):** This bit enables or disables the on-chip RAM.

The RAME bit is initialized to 1 on the rising edge of the  $\overline{\text{RES}}$  signal, so a reset enables the on-chip RAM. The RAME bit is not initialized in the software standby mode.

#### Bit 7

RAME	Description	
0	On-chip RAM is disabled.	
1	On-chip RAM is enabled.	(Initial value)

## 10.4 Operation

### 10.4.1 Expanded Modes (Modes 1 and 2)

If the RAME bit is set to 1, accesses to the following addresses are directed to the on-chip RAM.

H8/325, H8/324: H'FB80 to H'FF7F

H8/323: H'FD80 to H'FF7F

H8/322: H'FE80 to H'FF7F

If the RAME bit is cleared to 0, accesses to these addresses are directed to the external data bus.

### 10.4.2 Single-Chip Mode (Mode 3)

T-49-19-08

If the RAME bit is set to 1, accesses to the following addresses are directed to the on-chip RAM.

H8/325, H8/324: H'FB80 to H'FF7F

H8/323: H'FD80 to H'FF7F

H8/322: H'FE80 to H'FF7F

If the RAME bit is cleared to 0, the on-chip RAM data cannot be accessed. Attempted write access has no effect. Attempted read access always results in H'FF data being read.

HITACHI/ (MCU/MPU)

50E D ■ 4496204 0029826 T54 ■ HIT3

T-49-19-08

## Section 11. ROM

T-49-19-08

### 11.1 Overview

The H8/325 has 32 Kbytes of high-speed, on-chip ROM. The H8/324 has 24 Kbytes. The H8/323 has 16 Kbytes. The H8/322 has 8 Kbytes. The on-chip ROM is connected to the CPU via a 16-bit data bus. Both byte data and word data are accessed in two states, enabling rapid data transfer and instruction fetching.

The H8/325, H8/323, and H8/322 are available in two versions: one with electrically programmable ROM (PROM); the other with masked ROM. The PROM version has a PROM mode in which the chip can be programmed with a standard PROM writer.

The on-chip ROM is enabled or disabled depending on the MCU operating mode, which is determined by the inputs at the mode pins (MD1 and MD0) when the chip comes out of the reset state. See table 11-1.

**Table 11-1. On-Chip ROM Usage in Each MCU Mode**

Mode	Mode pins		On-chip ROM
	MD1	MD0	
Mode 1 (expanded mode)	0	1	Disabled (external addresses)
Mode 2 (expanded mode)	1	0	Enabled
Mode 3 (single-chip mode)	1	1	Enabled

### 11.1.1 Block Diagram

T-49-19-08

Figure 11-1 is a block diagram of the on-chip ROM.




Figure 11-1. Block Diagram of On-Chip ROM (H8/325)

## 11.2 PROM Mode

### 11.2.1 PROM Mode Setup

In the PROM mode of the PROM version of the H8/325, H8/323, and H8/322 the usual microcomputer functions are halted to allow the on-chip PROM to be programmed. The programming method is the same as for the HN27C256.

To select the PROM mode, apply the signal inputs listed in table 11-2.

Table 11-2. Selection of PROM Mode

Pin	Input
Mode pin MD1	Low
Mode pin MD0	Low
STBY pin	Low
Pins P70 and P71	High



### 11.2.2 Socket Adapter Pin Assignments and Memory Map

T-49-19-08

The H8/325, H8/323, and H8/322 can be programmed with a general-purpose PROM writer. Since the microcontroller package has 64 pins instead of 28, a socket adapter is necessary. Table 11-3 lists recommended socket adapters. The same socket adapters can be used for the H8/325, H8/323, and H8/322. Figure 11-2 shows the socket adapter pin assignments by giving the correspondence between microcontroller pins and HN27C256 pin functions.

Figures 11-3 to 11-5 show memory maps in PROM mode. Since the H8/325 has only 32 Kbytes of on-chip PROM, the address range should be specified as H'0000 to H'7FFF. H'FF data should be specified for unused address areas.

The H8/323 has only 16 Kbytes of PROM. The H8/322 has only 8 Kbytes. When programming these microcontrollers with a PROM writer, specify an address range of H'0000 to H'3FFF for the H8/323, or H'0000 to H'1FFF for the H8/322. Specify H'FF data for addresses equal to or greater than H'4000 (H8/323) or H'2000 (H8/322). Also specify H'FF data for unused address areas. If these areas are programmed by mistake, it may become impossible to write or verify PROM data. Be particularly careful with microcontrollers in plastic packages, in which the PROM cannot be reprogrammed.

**Table 11-3. Recommended Socket Adapters**

<b>Package</b>	<b>Recommended socket adapter</b>
64-Pin windowed shrink DIP (DC-64S)	HS328ESS01H
64-Pin shrink DIP (DP-64S)	
64-Pin QFP (FP-64A)	HS328ESH01H
68-Pin PLCC (CP-68)	HS328ESC01H

T-49-19-08




Figure 11-2. Socket Adapter Pin Assignments




Figure 11-3. Memory Map of the H8/325 in PROM Mode




Figure 11-4. Memory Map of the H8/323 in PROM Mode




Figure 11-5. Memory Map of the H8/322 in PROM Mode

### 11.3 Programming

The write, verify, inhibited, and read sub-modes of the PROM mode are selected as shown in table 11-4.

Table 11-4. Selection of Sub-Modes in PROM Mode

T-49-19-08

Mode	Pins					
	$\overline{CE}$	$\overline{OE}$	VPP	VCC	E07 to E00	EA14 to EA0
Write	Low	High	VPP	VCC	Data input	Address input
Verify	High	Low	VPP	VCC	Data output	Address input
Programming inhibited	High	High	VPP	VCC	High-impedance	Address input

**Note:** The VPP and VCC pins must be held at the VPP and VCC voltage levels.

The H8/325 PROM uses the same, standard read/write specifications as the HN27C256 and HN27256.

#### 11.3.1 Writing and Verifying

An efficient, high-speed programming procedure can be used to write and verify PROM data. This procedure writes data quickly without subjecting the chip to voltage stress and without sacrificing data reliability. It leaves the data H'FF written in unused addresses.

Figure 11-4 shows the basic high-speed programming flowchart.

T-49-19-08

Tables 11-5 and 11-6 list the electrical characteristics of the chip in the PROM mode. Figure 11-5 shows a write/verify timing chart.




Figure 11-6. High-Speed Programming Flowchart

T-49-19-08

Table 11-5. DC Characteristics

(When  $V_{CC} = 6.0V \pm 0.25V$ ,  $V_{PP} = 12.5V \pm 0.3V$ ,  $V_{SS} = 0V$ ,  $T_a = 25^\circ C \pm 5^\circ C$ )

Item		Symbol	min	typ	max	Unit	Measurement conditions
Input high voltage	EO7 – EO0, EA14 – EA0, $\overline{OE}$ , $\overline{CE}$	$V_{IH}$	2.4	—	$V_{CC} + 0.3$	V	
Input low voltage	EO7 – EO0, EA14 – EA0, $\overline{OE}$ , $\overline{CE}$	$V_{IL}$	-0.3	—	0.8	V	
Output high voltage	EO7 – EO0	$V_{OH}$	2.4	—	—	V	$I_{OH} = -200 \mu A$
Output low voltage	EO7 – EO0	$V_{OL}$	—	—	0.45	V	$I_{OL} = 1.6 \text{ mA}$
Input leakage current	EO7 – EO0, EA14 – EA0, $\overline{OE}$ , $\overline{CE}$	$ I_{IL} $	—	—	2	$\mu A$	$V_{in} = 5.25V/0.5V$
VCC current		$I_{CC}$	—	—	40	mA	
VPP current		$I_{PP}$	—	—	40	mA	

Table 11-6. AC Characteristics

(When  $V_{CC} = 6.0V \pm 0.25V$ ,  $V_{PP} = 12.5V \pm 0.3V$ ,  $T_a = 25^\circ C \pm 5^\circ C$ )

Item	Symbol	min	typ	max	Unit	Measurement conditions
Address setup time	tAS	2	—	—	$\mu s$	See Figure 11-5*
$\overline{OE}$ setup time	tOES	2	—	—	$\mu s$	
Data setup time	tDS	2	—	—	$\mu s$	
Address hold time	tAH	0	—	—	$\mu s$	
Data hold time	tDH	2	—	—	$\mu s$	
Data output disable time	tDF	—	—	130	ns	
Vpp setup time	tVPS	2	—	—	$\mu s$	
Program pulse width	tPW	0.95	1.0	1.05	ms	

\* Input pulse level: 0.8V to 2.2V

Input rise/fall time  $\leq 20 \text{ ns}$ 

Timing reference levels: input—1.0V, 2.0V; output—0.8V, 2.0V

Table 11-6. AC Characteristics (cont.)

T-49-19-08

(When  $V_{CC} = 6.0V \pm 0.25V$ ,  $V_{PP} = 12.5V \pm 0.3V$ ,  $T_a = 25^\circ C \pm 5^\circ C$ )

Item	Symbol	min	typ	max	Unit	Measurement conditions
OE pulse width for overwrite-programming	topw	2.85	—	78.75	ms	See figure 11-5*
Vcc setup time	tvcs	2	—	—	$\mu s$	
Data output delay time	toe	0	—	500	ns	

\* Input pulse level: 0.8 V to 2.2 V

Input rise/fall time  $\leq 20$  ns

Timing reference levels: input—1.0 V, 2.0 V; output—0.8 V, 2.0 V




Figure 11-7. PROM Write/Verify Timing

### 11.3.2 Notes on Writing

T-49-19-08

(1) Write with the specified voltages and timing. The programming voltage ( $V_{PP}$ ) is 12.5 V.

**Caution:** Applied voltages in excess of the specified values can permanently destroy the chip. Be particularly careful about the PROM writer's overshoot characteristics.

If the PROM writer is set to Intel specifications or Hitachi HN27256 or HN27C256 specifications,  $V_{PP}$  will be 12.5 V.

(2) Before writing data, check that the socket adapter and chip are correctly mounted in the PROM writer. Overcurrent damage to the chip can result if the index marks on the PROM writer, socket adapter, and chip are not correctly aligned.

(3) Don't touch the socket adapter or chip while writing. Touching either of these can cause contact faults and write errors.

### 11.3.3 Reliability of Written Data

An effective way to assure the data holding characteristics of the programmed chips is to bake them at 150°C, then screen them for data errors. This procedure quickly eliminates chips with PROM memory cells prone to early failure.

Figure 11-6 shows the recommended screening procedure.




Figure 11-8. Recommended Screening Procedure



If a series of write errors occurs while the same PROM writer is in use, stop programming and check the PROM writer and socket adapter for defects, using a microcomputer chip with a windowed package and on-chip EPROM.

T-49-19-08

Please inform Hitachi of any abnormal conditions noted during programming or in screening of program data after high-temperature baking.

### 11.3.4 Erasing of Data

The windowed package enables data to be erased by illuminating the window with ultraviolet light. Table 11-7 lists the erasing conditions.

**Table 11-7. Erasing Conditions**

<u>Item</u>	<u>Value</u>
Ultraviolet wavelength	253.7 nm
Minimum illumination	15W·s/cm <sup>2</sup>

The conditions in table 11-7 can be satisfied by placing a 12000- $\mu$ W/cm<sup>2</sup> ultraviolet lamp 2 or 3 centimeters directly above the chip and leaving it on for about 20 minutes.

## 11.4 Handling of Windowed Packages

(1) **Glass Erasing Window:** Rubbing the glass erasing window of a windowed package with a plastic material or touching it with an electrically charged object can create a static charge on the window surface which may cause the chip to malfunction.

If the erasing window becomes charged, the charge can be neutralized by a short exposure to ultraviolet light. This returns the chip to its normal condition, but it also reduces the charge stored in the floating gates of the PROM, so it is recommended that the chip be reprogrammed afterward.

Accumulation of static charge on the window surface can be prevented by the following precautions:

- ① When handling the package, ground yourself. Don't wear gloves. Avoid other possible sources of static charge.
- ② Avoid friction between the glass window and plastic or other materials that tend to accumulate static charge.

- ③ Be careful when using cooling sprays, since they may have a slight ion content.
- ④ Cover the window with an ultraviolet-shield label, preferably a label including a conductive material. Besides protecting the PROM contents from ultraviolet light, the label protects the chip by distributing static charge uniformly.

T-49-19-08

(2) **Handling after Programming:** Fluorescent light and sunlight contain small amounts of ultraviolet, so prolonged exposure to these types of light can cause programmed data to invert. In addition, exposure to any type of intense light can induce photoelectric effects that may lead to chip malfunction. It is recommended that after programming the chip, you cover the erasing window with a light-proof label (such as an ultraviolet-shield label).

## Section 12. Power-Down State

### 12.1 Overview

T-49-19-08

The H8/325 series has a power-down state that greatly reduces power consumption by stopping some or all of the chip functions. The power-down state includes three modes:

- (1) Sleep mode – a software-triggered mode in which the CPU halts but the rest of the chip remains active
- (2) Software standby mode – a software-triggered mode in which the entire chip is inactive
- (3) Hardware standby mode – a hardware-triggered mode in which the entire chip is inactive

Table 12-1 lists the conditions for entering and leaving the power-down modes. It also indicates the status of the CPU, on-chip supporting modules, etc. in each power-down mode.

Table 12-1. Power-Down State

Mode	Entering procedure	Clock	CPU	CPU Reg's.	Sup. Mod.*	RAM	I/O ports	Exiting methods
Sleep mode	Execute SLEEP instruction	Run	Halt	Held	Run	Held	Held	<ul style="list-style-type: none"> <li>• Interrupt</li> <li>• <math>\overline{\text{RES}}</math></li> <li>• <math>\overline{\text{STBY}}</math></li> </ul>
Software standby mode	Set SSBY bit in SYSCR to 1, then execute SLEEP instruction	Halt	Halt	Held	Halt and initialized	Held	Held	<ul style="list-style-type: none"> <li>• <math>\overline{\text{NMI}}</math></li> <li>• <math>\overline{\text{IRQ0}} - \overline{\text{IRQ2}}</math></li> <li>• <math>\overline{\text{STBY}}</math></li> <li>• <math>\overline{\text{RES}}</math></li> <li>• <math>\overline{\text{IS}}</math></li> </ul>
Hardware standby mode	Set $\overline{\text{STBY}}$ pin to low level	Halt	Halt	Not held	Halt and initialized	Held	High impedance state	<ul style="list-style-type: none"> <li>• <math>\overline{\text{STBY}}</math> high, then <math>\overline{\text{RES}}</math> low → high</li> </ul>

\* On-chip supporting modules.

#### Notes

1. SYSCR: System control register
2. SSBY: Software standby bit

## 12.2 System Control Register: Power-Down Control Bits

T-49-19-08

Bits 7 to 4 of the system control register (SYSCR) concern the power-down state. Specifically, they concern the software standby mode.

Table 12-2 lists the attributes of the system control register.

**Table 12-2. System Control Register**

Name	Abbreviation		R/W	Initial value	Address			
System control register	SYSCR		R/W	H'0B	H'FFC4			
Bit	7	6	5	4	3	2	1	0
	SSBY	STS2	STS1	STS0	—	NMIEG	—	RAME
Initial value	0	0	0	0	1	0	1	1
Read/Write	R/W	R/W	R/W	R/W	—	R/W	—	R/W

**Bit 7 – Software Standby (SSBY):** This bit enables or disables the transition to the software standby mode.

On recovery from the software standby mode by an external interrupt or input strobe interrupt, SSBY remains set to 1. To clear this bit, software must write a 0.

### Bit 7

SSBY	Description
0	The SLEEP instruction causes a transition to the sleep mode. (Initial value)
1	The SLEEP instruction causes a transition to the software standby mode.

**Bits 6 to 4 – Standby Timer Select 2 to 0 (STS2 to STS0):** These bits select the clock settling time when the chip recovers from the software standby mode by an external interrupt. During the selected time, the clock oscillator runs but clock pulses are not supplied to the CPU or the on-chip supporting modules.

T-49-19-08

Bit 6 STS2	Bit 5 STS1	Bit 4 STS0	Description
0	0	0	Settling time = 8192 states (Initial value)
0	0	1	Settling time = 16384 states
0	1	0	Settling time = 32768 states
0	1	1	Settling time = 65536 states
1	—	—	Settling time = 131072 states

When the on-chip clock generator is used, the STS bits should be set to allow a settling time of at least 10 ms. Table 12-3 lists the settling times selected by these bits at several clock frequencies and indicates the recommended settings.

When the chip is externally clocked, the STS bits can be set to any value. The minimum value (STS2 = STS1 = STS0 = 0) is recommended.

**Table 12-3. Times Set by Standby Timer Select Bits (Unit: ms)**

STS2	STS1	STS0	Settling time (states)	System clock frequency (MHz)						
				10	8	6	4	2	1	0.5
0	0	0	8192	0.8	1.0	1.4	2.0	4.1	8.2	<b>16.4</b>
0	0	1	16384	1.6	2.0	2.7	4.1	8.2	<b>16.4</b>	32.8
0	1	0	32768	3.3	4.1	5.5	8.2	<b>16.4</b>	32.8	65.5
0	1	1	65536	6.6	8.2	<b>10.9</b>	<b>16.4</b>	32.8	65.5	131.1
1	—	—	131072	<b>13.1</b>	<b>16.4</b>	21.8	32.8	65.5	131.1	262.1

**Notes:**

1. All times are in milliseconds.
2. Recommended values are printed in boldface.

### 12.3 Sleep Mode

The sleep mode provides an effective way to conserve power while the CPU is waiting for an external interrupt or an interrupt from an on-chip supporting module.

### 12.3.1 Transition to Sleep Mode

T-49-19-08

When the SSBY bit in the system control register is cleared to 0, execution of the SLEEP instruction causes a transition from the program execution state to the sleep mode. After executing the SLEEP instruction, the CPU halts, but the contents of its internal registers remain unchanged. The on-chip supporting modules continue to operate normally.

### 12.3.2 Exit from Sleep Mode

The chip wakes up from the sleep mode when it receives an internal or external interrupt request, or a low input at the  $\overline{\text{RES}}$  or  $\overline{\text{STBY}}$  pin.

(1) **Wake-Up by Interrupt:** An interrupt releases the sleep mode and starts the CPU's interrupt-handling sequence.

If an interrupt from an on-chip supporting module is disabled by the corresponding enable/disable bit in the module's control register, the interrupt cannot be requested, so it cannot wake the chip up. Similarly, the CPU cannot be awoken by an interrupt other than NMI if the I (interrupt mask) bit in the CCR (condition code register) is set when the SLEEP instruction is executed.

(2) **Wake-Up by  $\overline{\text{RES}}$  pin:** When the  $\overline{\text{RES}}$  pin goes low, the chip exits from the sleep mode to the reset state.

(3) **Wake-Up by  $\overline{\text{STBY}}$  pin:** When the  $\overline{\text{STBY}}$  pin goes low, the chip exits from the sleep mode to the hardware standby mode.

## 12.4 Software Standby Mode

In the software standby mode, the system clock stops and chip functions halt, including both CPU functions and the functions of the on-chip supporting modules. Power consumption is reduced to an extremely low level. The on-chip supporting modules and their registers are reset to their initial states, but as long as a minimum necessary voltage supply is maintained (at least 2V), the contents of the CPU registers and on-chip RAM remain unchanged. I/O ports also remain unchanged.

### 12.4.1 Transition to Software Standby Mode

To enter the software standby mode, set the standby bit (SSBY) in the system control register (SYSCR) to 1, then execute the SLEEP instruction.

### 12.4.2 Exit from Software Standby Mode

T-49-19-08

The chip can be brought out of the software standby mode by an input at one of seven pins:  $\overline{\text{NMI}}$ ,  $\overline{\text{IRQ0}}$ ,  $\overline{\text{IRQ1}}$ ,  $\overline{\text{IRQ2}}$ ,  $\overline{\text{IS}}$ ,  $\overline{\text{RES}}$ , or  $\overline{\text{STBY}}$ .

**(1) Recovery by External Interrupt:** When an  $\overline{\text{NMI}}$ ,  $\overline{\text{IRQ0}}$ ,  $\overline{\text{IRQ1}}$ ,  $\overline{\text{IRQ2}}$ , or input strobe (ISI) interrupt request signal is received, the clock oscillator begins operating. After the waiting time set in the system control register (bits STS2 to STS0), clock pulses are supplied to the CPU and on-chip supporting modules. The CPU executes the interrupt-handling sequence for the requested interrupt, then returns to the instruction after the SLEEP instruction. The SSBY bit is not cleared.

See Section 12.2, System Control Register: Power-Down Control Bits for information about the STS bits.

**(2) Recovery by  $\overline{\text{RES}}$  Pin:** When the  $\overline{\text{RES}}$  pin goes low, the clock oscillator starts. Next, when the  $\overline{\text{RES}}$  pin goes high, the CPU begins executing the reset sequence. The SSBY bit is cleared to 0.

The  $\overline{\text{RES}}$  pin must be held low long enough for the clock to stabilize.

**(3) Recovery by  $\overline{\text{STBY}}$  Pin:** When the  $\overline{\text{STBY}}$  pin goes low, the chip exits from the software standby mode to the hardware standby mode.

### 12.4.3 Sample Application of Software Standby Mode

In this example the chip enters the software standby mode when  $\overline{\text{NMI}}$  goes low and exits when  $\overline{\text{NMI}}$  goes high, as shown in figure 12-1.

The NMI edge bit (NMIEG) in the system control register is originally cleared to 0, selecting the falling edge. When  $\overline{\text{NMI}}$  goes low, the  $\overline{\text{NMI}}$  interrupt handling routine sets NMIEG to 1 (selecting the rising edge), sets SSBY to 1, then executes the SLEEP instruction. The chip enters the software standby mode. It recovers from the software standby mode on the next rising edge of  $\overline{\text{NMI}}$ .




Figure 12-1. Software Standby Mode NMI Timing (Example)

#### 12.4.4 Notes on Current Dissipation

1. The I/O ports remain in their current states in software standby mode. If a port is in the high output state, it continues to dissipate power in proportion to the output current.
2. When software standby mode is entered under condition (a) or (b) below, current dissipation is higher ( $I_{CC} = 100$  to  $300 \mu\text{A}$ ) than normal in standby mode.
  - (a) In single-chip mode (mode 3): when software standby mode is entered by executing an instruction stored in on-chip ROM, after even one instruction not stored in on-chip ROM has been fetched (e.g. from on-chip RAM).



- (b) In expanded mode with on-chip ROM enabled (mode 2): when software standby mode is entered by executing an instruction stored in on-chip ROM, after even one instruction not stored in on-chip ROM has been fetched (e.g. from external memory or on-chip RAM).

Note that the H8/300 CPU pre-fetches instructions. If an instruction stored in the last two bytes of on-chip ROM is executed, the contents of the next two bytes, not in on-chip ROM, will be fetched as the next instruction.

T-49-19-08

This problem does not occur in expanded mode when on-chip ROM is disabled (mode 1).

In hardware standby mode there is no additional current dissipation, regardless of the conditions when hardware standby mode is entered.

## 12.5 Hardware Standby Mode

### 12.5.1 Transition to Hardware Standby Mode

Regardless of its current state, the chip enters the hardware standby mode whenever the  $\overline{\text{STBY}}$  pin goes low.

The hardware standby mode reduces power consumption drastically by halting the CPU, stopping all the functions of the on-chip supporting modules, and placing I/O ports in the high-impedance state. The registers of the on-chip supporting modules are reset to their initial values. Only the on-chip RAM is held unchanged, provided the minimum necessary voltage supply is maintained (at least 2V).

- Notes: 1. The RAME bit in the system control register should be cleared to 0 before the  $\overline{\text{STBY}}$  pin goes low, to disable the on-chip RAM during the hardware standby mode.
2. Do not change the inputs at the mode pins (MD1, MD0) during hardware standby mode. Be particularly careful not to let both mode pins go low in hardware standby mode, since that places the chip in PROM mode and increases current drain.

### 12.5.2 Recovery from Hardware Standby Mode

T-49-19-08

Recovery from the hardware standby mode requires inputs at both the  $\overline{\text{STBY}}$  and  $\overline{\text{RES}}$  pins.

When the  $\overline{\text{STBY}}$  pin goes high the clock oscillator begins running. The  $\overline{\text{RES}}$  pin should be low at this time and should be held low long enough for the clock to stabilize. When the  $\overline{\text{RES}}$  pin changes from low to high, the reset sequence is executed and the chip returns to the program execution state.

### 12.5.3 Timing Relationships

Figure 12-2 shows the timing relationships in the hardware standby mode.

In the sequence shown, first  $\overline{\text{RES}}$  goes low, then  $\overline{\text{STBY}}$  goes low, at which point the chip enters the hardware standby mode. To recover, first  $\overline{\text{STBY}}$  goes high, then after the clock settling time,  $\overline{\text{RES}}$  goes high.




Figure 12-2. Hardware Standby Mode Timing

## Section 13. E-Clock Interface

### 13.1 Overview

T-49-19-08

For interfacing to peripheral devices that require it, the H8/325 series can generate an E clock output. Special instructions (MOVTPPE, MOVFPPE) perform data transfers synchronized with the E clock.

The E clock is created by dividing the system clock ( $\phi$ ) by 8. The E clock is output at the P47 pin when the P47DDR bit in the port 4 data direction register (P4DDR) is set to 1. It is output only in the expanded modes (mode 1 and mode 2); it is not output in the single-chip mode. Output begins immediately after a reset.

When the CPU executes an instruction that synchronizes with the E clock, the address strobe ( $\overline{AS}$ ), the address on the address bus, and the  $\overline{IOS}$  signal are output as usual, but the  $\overline{RD}$  and  $\overline{WR}$  signal lines and the data bus do not become active until the falling edge of the E clock is detected. The length of the access cycle for an instruction synchronized with the E clock accordingly varies from 9 to 16 states. Figures 15-1 and 15-2 show the timing in the cases of maximum and minimum synchronization delay.

It is not possible to insert wait states ( $T_w$ ) during the execution of an instruction synchronized with the E clock by input at the  $\overline{WAIT}$  pin.





Figure 13-1. Execution Cycle of Instruction Synchronization with E Clock in Expanded Modes (Maximum Synchronization Delay)



**Figure 13-2. Execution Cycle of Instruction Synchronized with E Clock in Expanded Modes (Minimum Synchronization Delay)**

HITACHI (MCU/MPU)

50E D ■ 4496204 0029850 273 ■ HIT3

T-49-19-08

## Section 14. Clock Pulse Generator

T-49-19-08

### 14.1 Overview

The H8/325 series chips have a built-in clock pulse generator (CPG) consisting of an oscillator circuit, a system clock divider, an E clock divider, and a prescaler. The prescaler generates clock signals for the on-chip supporting modules.

#### 14.1.1 Block Diagram




Figure 14-1. Block Diagram of Clock Pulse Generator

### 14.2 Oscillator Circuit

If an external crystal is connected across the EXTAL and XTAL pins, the on-chip oscillator circuit generates a clock signal for the system clock divider. Alternatively, an external clock signal can be applied to the EXTAL pin.

#### (1) Connecting an External Crystal

① **Circuit Configuration:** An external crystal can be connected as in the example in figure 14-2. An AT-cut parallel resonating crystal should be used.




Figure 14-2. Connection of Crystal Oscillator (Example)

② **Crystal Oscillator:** The external crystal should have the characteristics listed in table 16-1.

Table 14-1. External Crystal Parameters

Frequency (MHz)	2	4	8	12	16	20
Rs max (Ω)	500	120	60	40	30	20
Co (pF)	7 pF max					




Figure 14-3. Equivalent Circuit of External Crystal

③ **Note on Board Design:** When an external crystal is connected, other signal lines should be kept away from the crystal circuit to prevent induction from interfering with correct oscillation. See figure 14-4. The crystal and its load capacitors should be placed as close as possible to the XTAL and EXTAL pins.






Figure 14-4. Notes on Board Design around External Crystal

(2) Input of External Clock Signal

① **Circuit Configuration:** Figure 14-5 shows examples of signal connections for external clock input. In example (b), the external clock signal should be held high during the standby modes.




Figure 14-5. External Clock Input (Example)

② External Clock Input

Frequency	Double the system clock ( $\emptyset$ ) frequency
Duty factor	45% to 55%

### 14.3 System Clock Divider

T-49-19-08

The system clock divider divides the crystal oscillator or external clock frequency by 2 to create the system clock ( $\emptyset$ ).

An E clock signal is created by dividing the system clock by 8.

Figure 16-6 shows the phase relationship of the E clock to the system clock.




Figure 14-6. Phase Relationship of System Clock and E Clock

## Section 15. Electrical Specifications

### 15.1 Absolute Maximum Ratings

T-49-19-08

Table 15-1 lists the absolute maximum ratings.

**Table 15-1. Absolute Maximum Ratings**

Item	Symbol	Rating	Unit
Supply voltage	V <sub>CC</sub>	-0.3 to +7.0	V
Programming voltage	V <sub>PP</sub>	-0.3 to +14.0	V
Input voltage	V <sub>in</sub>	-0.3 to V <sub>CC</sub> + 0.3	V
Operating temperature	T <sub>opr</sub>	Regular specifications: -20 to +75	°C
		Wide-range specifications: -40 to +85	°C
Storage temperature	T <sub>stg</sub>	-55 to +125	°C

**Note:** The input pins have protection circuits that guard against high static voltages and electric fields, but these high input-impedance circuits should never receive overvoltages exceeding the absolute maximum ratings shown in table 15-1.

### 15.2 Electrical Characteristics

#### 15.2.1 DC Characteristics

Table 15-2 lists the DC characteristics of the H8/325 series.

Table 15-2. DC Characteristics

T-49-19-08

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $75^\circ C$  (regular specifications) $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Item		Symbol	min	typ	max	Unit	Measurement conditions
Schmitt trigger	P66 – P63, P60,	$V_T^-$	1.0	–	–	V	
input voltage	P70	$V_T^+$	–	–	$V_{CC} \times 0.7$	V	
(1)		$V_T^+ - V_T^-$	0.4	–	–	V	
Input high voltage	$\overline{RES}$ , $\overline{STBY}$	$V_{IH}$	$V_{CC} - 0.7$	–	$V_{CC} + 0.3$	V	
(2)	MD1, MD0 EXTAL, $\overline{NMI}$						
Input high voltage	Input pins	$V_{IH}$	2.0	–	$V_{CC} + 0.3$	V	
	other than (1)						
	and (2)						
Input low voltage	$\overline{RES}$ , $\overline{STBY}$	$V_{IL}$	-0.3	–	0.5	V	
(3)	MD1, MD0, EXTAL						
Input low voltage	Input pins	$V_{IL}$	-0.3	–	0.8	V	
	other than (1)						
	and (3)						
Output high	All output pins	$V_{OH}$	$V_{CC} - 0.5$	–	–	V	$I_{OH} = -200 \mu A$
voltage			3.5	–	–	V	$I_{OH} = -1.0 mA$
Output low	All output pins	$V_{OL}$	–	–	0.4	V	$I_{OL} = 1.6 mA$
voltage	P17 – P10, P27 – P20		–	–	1.0	V	$I_{OL} = 10.0 mA$
Input leakage	$\overline{RES}$	$ I_{in} $	–	–	10.0	$\mu A$	$V_{in} = 0.5 V$ to
current	$\overline{STBY}$ , $\overline{NMI}$ , MD1, MD0		–	–	1.0	$\mu A$	$V_{CC} - 0.5 V$
Leakage current	Ports 1 to 7	$ I_{TS} $	–	–	1.0	$\mu A$	$V_{in} = 0.5 V$ to
in 3-state (off state)							$V_{CC} - 0.5 V$
Input pull-up	Ports 1 to 7	$-I_p$	30	–	250	$\mu A$	$V_{in} = 0 V$
MOS current							

Table 15-2. DC Characteristics (cont.)

Conditions:  $V_{CC} = AV_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $75^\circ C$  (regular specifications) $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Item		Symbol	min	typ	max	Unit	Measurement conditions
Input capacitance	$\overline{RES}$	$C_{in}$	—	—	60	pF	$V_{in} = 0V$  $f = 1MHz$ $T_a = 25^\circ C$
	$\overline{NMI}$		—	—	30	pF	
	All input pins except $\overline{RES}$ and $\overline{NMI}$		—	—	15	pF	
Current dissipation*1	Normal operation	$I_{CC}$	—	12	25	mA	$f = 6MHz$
			—	16	30	mA	$f = 8MHz$
			—	20	40	mA	$f = 10MHz$
	Sleep mode		—	8	15	mA	$f = 6MHz$
			—	10	20	mA	$f = 8MHz$
			—	12	25	mA	$f = 10MHz$
			—	0.01	5.0	$\mu A$	
RAM standby voltage		$V_{RAM}$	2.0	—	—	V	

Notes: 1. Current dissipation values assume that  $V_{IH\ min.} = V_{CC} - 0.5V$ ,  $V_{IL\ max.} = 0.5V$ , all output pins are in the no-load state, and all MOS input pull-ups are off.

2. For these values it is assumed that  $V_{RAM} \leq V_{CC} < 4.5V$  and  $V_{IH\ min.} = V_{CC} \times 0.9$ ,  $V_{IL\ max.} = 0.3V$ .


**Table 15-3. Allowable Output Current Sink Values**

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $V_{SS} = 0V$ ,  $T_a = -20$  to  $75^\circ C$  (regular specifications)


$T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Item		Symbol	min	typ	max	Unit
Allowable output low current sink (per pin)	Ports 1 and 2	$I_{OL}$	--	--	10	mA
	Other output pins		--	--	2.0	mA
Allowable output low current sink (total)	Ports 1 and 2, total	$\Sigma I_{OL}$	--	--	80	mA
	All output pins		--	--	120	mA
Allowable output high current sink (per pin)	All output pins	$-I_{OH}$	--	--	2.0	mA
	Total of all output	$\Sigma -I_{OH}$	--	--	40	mA
Allowable output high current sink (total)						

**Note:** To avoid degrading the reliability of the chip, be careful not to exceed the output current sink values in table 15-3. In particular, when driving a Darlington pair or LED directly, be sure to insert a current-limiting resistor in the output path. See figures 17-1 and 17-2.



**Figure 15-1. Example of Circuit for Driving a Darlington Pair**



**Figure 15-2. Example of Circuit for Driving a LED**

## 15.2.2 AC Characteristics

T-49-19-08

The AC characteristics of the H8/325 series are listed in three tables. Bus timing parameters are given in table 15-4, control signal timing parameters in table 15-5, and timing parameters of the on-chip supporting modules in table 15-6.

**Table 15-4. Bus Timing**

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $\phi = 0.5$  to 10MHz,  $V_{SS} = 0V$ ,

$T_a = -20$  to  $75^\circ C$  (regular specifications),  $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Measurement Item	Symbol	Measurement conditions	6MHz		8MHz		10MHz		Unit
			min	max	min	max	min	max	
Clock cycle time	$t_{cyc}$	Fig. 15-4	166.7	2000	125	2000	100	2000	ns
Clock pulse width Low	$t_{CL}$	Fig. 15-4	65	—	45	—	35	—	ns
Clock pulse width High	$t_{CH}$	Fig. 15-4	65	—	45	—	35	—	ns
Clock rise time	$t_{Cr}$	Fig. 15-4	—	15	—	15	—	15	ns
Clock fall time	$t_{Cf}$	Fig. 15-4	—	15	—	15	—	15	ns
Address delay time	$t_{AD}$	Fig. 15-4	—	70	—	60	—	55	ns
Address hold time	$t_{AH}$	Fig. 15-4	30	—	25	—	20	—	ns
Address strobe delay time	$t_{ASD}$	Fig. 15-4	—	70	—	60	—	40	ns
Write strobe delay time	$t_{WSD}$	Fig. 15-4	—	70	—	60	—	50	ns
Strobe delay time	$t_{SD}$	Fig. 15-4	—	70	—	60	—	50	ns
Write strobe pulse width	$t_{WSW}$	Fig. 15-4	200	—	150	—	120	—	ns
Address setup time 1	$t_{AS1}$	Fig. 15-4	25	—	20	—	15	—	ns
Address setup time 2	$t_{AS2}$	Fig. 15-4	105	—	80	—	65	—	ns
Read data setup time	$t_{RDS}$	Fig. 15-4	60	—	50	—	35	—	ns
Read data hold time	$t_{RDH}$	Fig. 15-4	0	—	0	—	0	—	ns
Write data delay time	$t_{WDD}$	Fig. 15-4	—	85	—	75	—	75	ns
Read data access time	$t_{ACC}$	Fig. 15-4	—	280	—	210	—	170	ns
Write data setup time	$t_{WDS}$	Fig. 15-4	30	—	15	—	10	—	ns
Write data hold time	$t_{WDH}$	Fig. 15-4	30	—	25	—	20	—	ns
Wait setup time	$t_{WTS}$	Fig. 15-5	45	—	45	—	45	—	ns
Wait hold time	$t_{WTH}$	Fig. 15-5	10	—	10	—	10	—	ns
E clock delay time	$t_{ED}$	Fig. 15-6	—	25	—	25	—	25	ns
E clock rise time	$t_{Er}$	Fig. 15-6	—	15	—	15	—	15	ns
E clock fall time	$t_{Ef}$	Fig. 15-6	—	15	—	15	—	15	ns
Read data hold time (for E clock)	$t_{RDHE}$	Fig. 15-6	0	—	0	—	0	—	ns
Write data hold time (for E clock)	$t_{WDHE}$	Fig. 15-6	50	—	40	—	30	—	ns

Table 15-5. Control Signal Timing

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $\phi = 0.5$  to 10 MHz,  $V_{SS} = 0V$ ,

T-49-19-08

 $T_a = -20$  to  $75^\circ C$  (regular specifications),  $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Measurement Item	Symbol	Measurement conditions	6MHz		8MHz		10MHz		Unit
			min	max	min	max	min	max	
$\overline{RES}$ setup time	tRESS	Fig. 15-7	200	—	200	—	200	—	ns
$\overline{RES}$ pulse width	tRESW	Fig. 15-7	10	—	10	—	10	—	t <sub>cy</sub>
Mode programming setup time	tMDS	Fig. 15-7	4	—	4	—	4	—	t <sub>cy</sub>
NMI setup time ( $\overline{NMI}$ , $\overline{IRQ0}$ to $\overline{IRQ2}$ )	tNMIS	Fig. 15-8	150	—	150	—	150	—	ns
NMI hold time ( $\overline{NMI}$ , $\overline{IRQ0}$ to $\overline{IRQ2}$ )	tNMIH	Fig. 15-8	10	—	10	—	10	—	ns
Interrupt pulse width for recovery from soft- ware standby mode ( $\overline{NMI}$ , $\overline{IRQ0}$ to $\overline{IRQ2}$ )	tNMIW	Fig. 15-8	200	—	200	—	200	—	ns
Crystal oscillator settling time (reset)	tOSC1	Fig. 15-9	20	—	20	—	20	—	ms
Crystal oscillator settling time (software standby)	tOSC2	Fig. 15-10	10	—	10	—	10	—	ms

Table 15-6. Timing Conditions of On-Chip Supporting Modules

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $\phi = 0.5$  to 10MHz,  $V_{SS} = 0V$ , $T_a = -20$  to  $75^\circ C$  (regular specifications),  $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Item	Symbol	Measurement conditions	6MHz		8MHz		10MHz		Unit
			min	max	min	max	min	max	
FRT Timer output delay time	tFTOD	Fig. 15-11	—	100	—	100	—	100	ns
Timer input setup time	tFTIS	Fig. 15-11	50	—	50	—	50	—	ns
Timer clock input setup time	tFTCS	Fig. 15-12	50	—	50	—	50	—	ns
Timer clock pulse width	tFTCWH tFTCWL	Fig. 15-12	1.5	—	1.5	—	1.5	—	t <sub>cy</sub>



**Table 15-6. Timing Conditions of On-Chip Supporting Modules (cont.)**Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $\phi = 0.5$  to 10 MHz,  $V_{SS} = 0V$ ,

T-49-19-08

 $T_a = -20$  to  $75^\circ\text{C}$  (regular specifications),  $T_a = -40$  to  $85^\circ\text{C}$  (wide-range specifications)

Item	Symbol	Measurement conditions	6MHz		8MHz		10MHz		Unit	
			min	max	min	max	min	max		
TMR	Timer output delay time	$t_{TMOD}$	Fig. 15-13	–	100	–	100	–	100	ns
	Timer reset input setup time	$t_{TMRS}$	Fig. 15-15	50	–	50	–	50	–	ns
	Timer clock input setup time	$t_{TMCS}$	Fig. 15-14	50	–	50	–	50	–	ns
	Timer clock pulse width (single edge)	$t_{TMCWH}$ $t_{TMCWL}$	Fig. 15-14	1.5	–	1.5	–	1.5	–	$t_{cyc}$
	Timer clock pulse width (both edges)		Fig. 15-14	2.5	–	2.5	–	2.5	–	$t_{cyc}$
	SCI	Input clock (Async)	$t_{Scyc}$	Fig. 15-16	2	–	2	–	2	–
Input clock (Sync) cycle		$t_{Scyc}$	Fig. 15-16	4	–	4	–	4	–	$t_{cyc}$
Transmit data delay time (Sync)		$t_{TXD}$	Fig. 15-16	–	100	–	100	–	100	ns
Receive data setup time (Sync)		$t_{RXS}$	Fig. 15-16	100	–	100	–	100	–	ns
Receive data hold time (Sync)		$t_{RXH}$	Fig. 15-16	100	–	100	–	100	–	ns
Input clock pulse width		$t_{SCKW}$	Fig. 15-17	0.4	0.6	0.4	0.6	0.4	0.6	$t_{Scyc}$
Ports	Output data delay time	$t_{PWD}$	Fig. 15-18	–	100	–	100	–	100	ns
	Input data setup time	$t_{PRS}$	Fig. 15-18	50	–	50	–	50	–	ns
	Input data hold time	$t_{PRH}$	Fig. 15-18	50	–	50	–	50	–	ns


**Table 15-6. Timing Conditions of On-Chip Supporting Modules (cont.)** **T-49-19-08**

Conditions:  $V_{CC} = 5.0V \pm 10\%$ ,  $\phi = 0.5$  to 10 MHz,  $V_{SS} = 0 V$ ,

$T_a = -20$  to  $75^\circ C$  (regular specifications),  $T_a = -40$  to  $85^\circ C$  (wide-range specifications)

Item	Symbol	Measurement conditions	6MHz		8MHz		10MHz		Unit	
			min	max	min	max	min	max		
Parallel handshake interface	Handshake input strobe pulse width	tHISW	Fig. 15-19	1.5	—	1.5	—	1.5	—	t <sub>cy</sub>
	Handshake input data setup time	tHIS	Fig. 15-19	10	—	10	—	10	—	ns
	Handshake input data hold time	tHHH	Fig. 15-19	120	—	120	—	120	—	ns
	Handshake output strobe delay time	tHOSD1	Fig. 15-20	—	80	—	80	—	80	ns
		tHOSD2	Fig. 15-20	—	80	—	80	—	80	ns
	Busy output delay time	tHBSOD1	Fig. 15-21	—	150	—	150	—	150	ns
		tHBSOD2	Fig. 15-21	—	150	—	150	—	150	ns

• Measurement Conditions for AC Characteristics



**Figure 15-3. Output Load Circuit**

### 15.3 MCU Operational Timing

T-49-19-08

This section provides the following timing charts:

- 15.3.1 Bus Timing Figures 15-4 to 15-6
- 15.3.2 Control Signal Timing Figures 15-7 to 15-10
- 15.3.3 16-Bit Free-Running Timer Timing Figures 15-11 to 15-12
- 15.3.4 8-Bit Timer Timing Figures 15-13 to 15-15
- 15.3.6 SCI Timing Figures 15-15 to 15-17
- 15.3.7 I/O Port Timing Figure 15-18
- 15.3.8 Parallel Handshaking Interface Timing Figures 15-19 to 15-21

#### 15.3.1 Bus Timing

##### (1) Basic Bus Cycle (without Wait States) in Expanded Modes




Figure 15-4. Basic Bus Cycle (without Wait States) in Expanded Modes

(2) Basic Bus Cycle (with 1 Wait State) in Expanded Modes

T-49-19-08




Figure 15-5. Basic Bus Cycle (with 1 Wait State) in Expanded Modes

(3) E Clock Bus Cycle

T-49-19-08




Figure 15-6. E Clock Bus Cycle

15.3.2 Control Signal Timing

(1) Reset Input Timing




Figure 15-7. Reset Input Timing

(2) Interrupt Input Timing

T-49-19-08




Figure 15-8. Interrupt Input Timing

(3) Clock Settling Timing

T-49-19-08




Figure 15-9. Clock Settling Timing

(4) Clock Settling Timing for Recovery from Software Standby Mode

T-49-19-08




Figure 15-10. Clock Settling Timing for Recovery from Software Standby Mode

15.3.3 16-Bit Free-Running Timer Timing

(1) Free-Running Timer Input/Output Timing




Figure 15-11. Free-Running Timer Input/Output Timing



(2) External Clock Input Timing for Free-Running Timer

T-49-19-08




Figure 15-12. External Clock Input Timing for Free-Running Timer

15.3.4 8-Bit Timer Timing

(1) 8-Bit Timer Output Timing




Figure 15-13. 8-Bit Timer Output Timing

(2) 8-Bit Timer Clock Input Timing




Figure 15-14. 8-Bit Timer Clock Input Timing

T-49-19-08

(3) 8-Bit Timer Reset Input Timing




Figure 15-15. 8-Bit Timer Reset Input Timing

15.3.5 Serial Communication Interface Timing

(1) SCI Input/Output Timing




Figure 15-16. SCI Input/Output Timing (Synchronous Mode)

(2) SCI Input Clock Timing




Figure 15-17. SCI Input Clock Timing

15.3.6 I/O Port Timing

T-49-19-08




Figure 15-18. I/O Port Input/Output Timing

15.3.7 Parallel Handshake Interface Timing

(1) Input Strobe Input Timing




Figure 15-19. Input Strobe Input Timing

(2) Output Strobe Output Timing

T-49-19-08




Figure 15-20. Output Strobe Output Timing

(3) Busy Output Timing




Figure 15-21. Busy Output Timing

Appendix E. Package Dimensions

T-90-20

Figure D-1 shows the dimensions of the DC-64S package. Figure D-2 shows the dimensions of the DP-64S package. Figure D-3 shows the dimensions of the FP-64A package. Figure D-4 shows the dimensions of the CP-68 package.

Unit: mm




Figure E-1. Package Dimensions (DC-64S)

Unit: mm




Figure E-2. Package Dimensions (DP-64S)

Unit: mm




Figure E-3. Package Dimensions (FP-64A)

Unit: mm




Figure E-4. Package Dimensions (CP-68)