Am8120

Octal D-Type Flip-Flop with Clear, Clock Enable and Three-State Control

DISTINCTIVE CHARACTERISTICS

- Buffered common clock enable input
- Buffered common asynchronous clear input
- Three-state outputs

 8-bit, high-speed parallel register with positive edgetriggered, D-type flip-flops

GENERAL DESCRIPTION

The Am8120 is an 8-bit register built using advanced Low-Power Schottky technology. The register consists of eight D-type flip-flops with a buffered common clock, a buffered common clock enable, a buffered asynchronous clear input, and three-state outputs.

When the clear input is LOW, the internal flip-flops of the register are reset to logic O (LOW), independent of all other inputs. When the clear input is HIGH, the register operates in the normal fashion.


When the three-state output enable (OE) input is LOW, the Y outputs are enabled and appear as normal TTL outputs.

When the output enable (OE) input is HIGH, the Y outputs are in the high impedance (three-state) condition. This does not affect the internal state of the flip-flop Q output.

The clock enable input (E) is used to selectively load data into the register. When the E input is HIGH, the register will retain its current data. When the E is LOW, new data is entered into the register on the LOW-to-HIGH transition of the clock input.

This device is packaged in a slim 24-pin package (0.3 inch row spacing).

BLOCK DIAGRAM




RELATED PRODUCTS


| Part No. | Description | | | | | |
|----------|------------------------|--|--|--|--|--|
| Am25S18 | Quad D Register | | | | | |
| Am2920 | Octal D Type Flip-flop | | | | | |
| Am2954/5 | Octal D Registers | | | | | |

03696B

CONNECTION DIAGRAM Top View

Leadless Chip Carrier L-28-1






Note: Pin 1 is marked for orientation


*Reserved - do not use.

LOGIC SYMBOL



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Octal D-type Flip-flop

| Valid Combinations | | | | | | |
|--------------------|--|--|--|--|--|--|
| Am8120 | DC, DM FM LC, LM PC XC, XM | | | | | |

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

| Pin No. | Name | 1/0 | Description |
|---------|------|-----|---|
| | Di | I | The D flip-flop data inputs. |
| 1 | CLR | 1 | When the clear input is LOW, the Q _i outputs are LOW, regardless of the other inputs. When the clear input is HIGH, data can be entered into the register. |
| 11 | СР | I | Clock Pulse for the Register; enters data into the register on the LOW-to-HIGH transition. |
| | Yi | 0 | The register three-state outputs. |
| 23 | Ē | 1 | Clock Enable. When the clock enable is LOW, data on the D _i input is transferred to the Q _i output on the LOW-to-HIGH clock transition. When the clock enable is HIGH, the Q _i outputs do not change state, regardless of the data or clock input transitions. |
| 22 | ŌĒ | ı | Output Control. When the OE input is HIGH, the Y _i outputs are in the high impedance state. When the OE input is LOW, the TRUE register data is present at the Y _i outputs. |

Function Table

| | In | put | 8 | | internal | Outputs | |
|------|------|--------|--------|-------------|----------|------------------|----------|
| ŌĒ | CLR | Ē | Di | СР | Qį | Yi | Function |
| н | Х | Х | Х | X | Х | Z | Hi-Z |
| H | L | X X | X X | X X | L L | Z L | Clear |
| H | H | H | X | X X | NC NC | Z NC | Hold |
| HHLL | TIII | | TLIL | † † † | H | Z Z L H | Load |

H = HIGH NC = No Change
L = LOW † = LOW-to-HIGH Transition
X = Don't Care Z = High Impedance

ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65°C to +150°C Temperature (Ambient) Under Bias55°C to +125°C |
|--|
| Supply Voltage to Ground Potential |
| Continuous0.5V to +7.0V |
| DC Voltage Applied to Outputs For |
| High Output State0.5V to +V _{CC} max |
| DC Input Voltage0.5V to +7.0V |
| DC Output Current, Into Outputs30mA |
| DC Input Current30mA to +5.0mA |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

| Commercial (C) Devices | |
|---|--------------------------|
| Temperature | 0°C to +70°C |
| Supply Voltage | + 4.75V to + 5.25V |
| Military (M) Devices | |
| Temperature | 55°C to +125°C |
| Supply Voltage | + 4.5V to + 5.5V |
| Operating ranges define those limits ality of the device is guaranteed. | over which the function- |

DC CHARACTERISTICS over operating range unless otherwise specified

| Parameters | Description | Description Test Conditions (Note 1) | | | | Typ (Note 2) | Max | Units |
|-----------------|--|--|---|------|-----|-----------------|-------|-------|
| | | V _{CC} = MIN | MIL, IOH = -1.0mA | | 2.4 | 3.4 | | |
| VoH | Output HIGH Voltage | VIN = VIH or VIL COM'L, IOH = -2.6mA | | 2.4 | 3.4 | | Volts | |
| | | V _{CC} = MIN | I _{OL} = 4.0n | nA . | | | 0.4 | |
| VOL | Output LOW Voltage | VIN = VIH OF VIL IOL = 8.0mA | | | | | 0.45 | Volts |
| ViH | Input HIGH Level | Guaranteed input logical HtGH voltage for all inputs | | | 2.0 | | | Volts |
| | | | Guaranteed input logical LOW MIL | | | | 0.7 | Volts |
| VIL | Input LOW Level | voltage for all inputs COM'L | | | | | 0.8 | |
| VI | Input Clamp Voltage | V _{CC} = MIN, I _{IN} = -18mA | | | | | -1.5 | Volts |
| կլ | Input LOW Current | VCC = MAX, VIN = | 0.4V | | | | -0.36 | mA |
| ¹ IH | Input HIGH Current | VCC = MAX, VIN = | 2.7V | | | T " | 20 | μΑ |
| lj . | Input HIGH Current | VCC = MAX, VIN = | 7.0V | | | | 0.1 | mA |
| | Off-State (High-Impedance) | | V _O = 0.4V | 1 | | | 20 | |
| l _O | Output Current | V _{CC} = MAX | V _{CC} = MAX V _O = 2.4V | | | | 20 | μΑ |
| Isc | Output Short Circuit Current (Note 3) | V _{CC} = MAX | | | -15 | | -85 | mA |
| loc | Power Supply Current (Note 4) | V _{CC} - MAX | V _{CC} = MAX | | | 24 | 37 | mA |

Notes: 1. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Range for the applicable device type.

2. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. All outputs open, E = GND, D_i inputs = CLR = OE = 4.5V. Apply momentary ground, then 4.5V to clock input.

SWITCHING CHARACTERISTICS (TA = +25°C, VCC = 5.0V)

| Parameters | Description | Test Conditions | Min | Тур | Max | Unite | |
|------------------|-------------------------------------|------------------------|--|-----|-----|-------|-----|
| t _{PLH} | Clock to Y; (ŌĒ LOW) | | | 18 | 27 | | |
| tpHL | Clock to 1; (OE LOW) | | | | 24 | 36 | ns |
| tpHL | Clear to Y | | 1 | | 22 | 35 | ns |
| t _B | Data (D _i) | | | 10 | 3 | | ns |
| th | Data (Di) | | | 10 | 3 | | ns |
| | Fachle (F) | Active | | 15 | 10 | | ns |
| tg | Enable (E) | Inactive | C _L = 15pF R _L = 2.0kΩ | 20 | 12 | | |
| th | Enable (E) | | T RL = 2.0kΩ | 0 | 0 | | ns |
| ts | Clear Recovery (In-Active) to Clock | | | 11 | 7 | | กร |
| | Clock | HIGH | 1 | 20 | 14 | | ns |
| t _{pw} | Clock | LOW | | 25 | 13 | | |
| tpw | Clear | • | | 20 | 13 | | ns |
| tzH | OE to Yi | | 1 | | 9 | 13 | |
| t _{ZL} | - DE 10 1; | | | | 14 | 21 | ns. |
| tHZ | ŌĒ to Yi | C _L = 5.0pF | | 20 | 30 | Ε. | |
| t _{LZ} | OE IO 17 | | C _L = 5.0pF R _L = 2.0kΩ | | 24 | 36 | ns |
| fmax | Maximum Clock Frequency (Note 1) | | | | 40 | | MHz |


Note 1. Per industry convention, f_{max} is the worst case value of the maximum device operating frequency with no constraints on t_r, t_f, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

| | | | | COMMERCIAL | | MILITARY | | |
|------------------|-------------------------------------|--|---|------------|-----|----------|-------|-----|
| Parameters | Description | Test Conditions | Min | Max | Min | Max | Units | |
| ^t PLH | Clock to Yi (OE LOW) | | | 33 | | 39 | | |
| t _{PHL} | Clock to 1; (OE LOW) | | , | 45 | | 54 | ns | |
| tpHL | Clear to Y | | | 43 | | 51 | ns | |
| ts | Data (D _i) | | 12 | | 15 | | ns | |
| th | Data (D _i) | | | 12 | | 15 | | ns |
| | Enable (E) | Active | | 17 | | 20 | | ns |
| ts | | Inactive | C _L = 50pF R _L = 2.0kΩ | 20 | | 23 | | |
| th | Enable (Ē) | R _L = 2.0kΩ | 0 | | 0 | | ns | |
| ts | Clear Recovery (In-Active) to Clock | | 13 | | 15 | | ns | |
| | Cleat | HIGH | 1 | 25 | | 30 | | ns |
| t _{pw} | Clock | LOW | 1 | 30 | | 35 | | |
| tpw | Clear | | 7 | 22 | Ī — | 25 | | ns |
| t _{ZH} | OE to Yi | 1 ' | | 19 | | 25 | ns | |
| t _{ZL} | 100 11 | 1 | | 30 | | 39 | | |
| tHZ | OE to Y, | Ct = 5.0pF | | 35 | | 40 | | |
| tLZ | 1000, | C _L = 5.0pF R _L = 2.0kΩ | | 39 | | 42 | ns | |
| fmax | Maximum Clock Frequency (Note 1 |) | | 25 | | 20 | ł | MHz |

^{*}AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.

11