54F/74F646 • 54F/74F648

Octal Transceiver/Register With 3-State Outputs


Descri (1)

t of bus transceiver circuits with 3-state or opentype line lops, and control circuitry arranged for collector outpos. I ate directly from the input bus or from the multiplexed transm internal registers. Data or bus will be clocked into the registers as the appropriate clack oes to a high logic level. Control rol the transceiver function. In G and direction pins are provided to imadance port may be the transceiver mode, data present at stored in either the A or the B register or in 19th The select controls can multiplex stored and real-time (transparent mode) of ta. direction control determines which bus will receive data when the enable control G is Active LOW. In the isolation mode (control G HIGH), A data may be stored in the B register and/or B data may be stored in the A register.


- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- . Choice of True and Inverting Data Paths
- 3-State Outputs
- 300 mil Slim Package

Ordering Code: See Section 5


Logic Symbol



Connection Diagrams



Pin Assignment for DIP and SOIC




Pin Assignment for LCC and PCC

input Loading/Fan-Out: See Section 3 for U.L. definitions

Pin Names	Description	54F/74F(U.L.) HIGH/LOW
A ₁ -A ₈	Data Register Inputs	0.5/0.375
	Data Register A Outputs	75/15 (12.5)
B ₁ -B ₈	Data Register B Inputs	0.5/0.375
. •	Data Register B Outputs	75/40 (30)
CPAB, CPBA	Clock Pulse Inputs	0.5/0.375
SAB, SBA	Transmit/Receive Inputs	0.5/0.375
DIR,G	Output Enable Inputs	1.0/0.75

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Function Table

Inputs					Data I/O*		Operation or Function		
G	DIR	СРАВ	СРВА	SAB	SBA	A ₁ -A ₈	A ₁ -A ₈ B ₁ -B ₈ 'F646		'F648
H	X X	H or L	H or L	X X	X	Input	Input	Isolation Store A and B Data	Isolation Store A and B Data
L	L	×	x x	x x	L	Output	Input	Real Time B Data to A Bus Stored B Data to A Bus	Real Time B Data to A Bus Stored B Data to A Bus
L L	н	X H or L	x x	L	x x	Input	Output	Real Time A Data to B Bus Stored A Data to B Bus	Real Time A Data to B Bus Stored A Data to B Bus

^{*}The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled; i.e., data at the bus pins will be stored on every LOW-to-HIGH transition of the clock inputs.

H = HIGH Voltage Level

L = LOW Voltage Level

X = irrelevant

1= LOW-to-HIGH Transition

DC Characteristics over Operating Temperature Range (unless otherwise specified)

			54F/74F			Conditions	
Symbol	Parameter	Min	Тур	Max	Units		
I _{cc}	Power Supply Current				mA	V _{CC} = Max	

AC Characteristics: See Section 3 for waveforms and load configurations

Symbol		54F/74F	54F	74F		Fig. No.
	Parameter	$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	T_A , $V_{CC} = Mil$ $C_L = 50 pF$	T_A , $V_{CC} =$ Com $C_L = 50 pF$	Units	
		Min Typ Max	Min Max	Min Max		
t _{PLH}	Propagation Delay Clock to Bus	13.0 13.0			ns	3-1 3-7
t _{PLH}	Propagation Delay Bus to Bus	11.0 11.0			ns	3-1, 3-3 3-4
t _{PLH} t _{PHL}	Propagation Delay SBA or SAB to A or B	13.0 13.0			ns	3-1, 3-3 3-4
t _{PLH}	Propagation Delay SBA or SAB to A or B	13.0 13.0			ns	3-1, 3-3 3-4
t _{PZH}	Enable to Bus	12.5 12.5				3-1
t _{PZH} t _{PZL}	Direction to Bus DIR to A or B	12.5 12.5			ns	3-12 3-13
t _{PHZ}	Enable to Bus	10.5 10.5				3-1
t _{PHZ} t _{PLZ}	Direction to Bus	10.5 10.5			ns	3-12 3-13

AC Operating Requirements: See Section 3 for waveforms

Symbol		54F/74F	54F	74F	Units	Fig. No.
	Parameter	$T_A = +25$ °C $V_{CC} = +5.0$ V	T _A , V _{CC} =	T _A , V _{CC} = Com		
		Min Typ Max	Min Max	Min Max		
t _s (H)	Setup Time, HIGH or LOW Bus to Clock	3.0 3.0			ns	3-5
t _h (H)	Hold Time, HIGH or LOW Bus to Clock	1.0 1.0			ns	3-5
t _w (H) t _w (L)	Clock Pulse Width HIGH or LOW	4.0 4.0			ns	3-7