MOTOROLA SEMICONDUCTOR TECHNICAL DATA

2 x 32K x 36 Bit Static Random Access Memory Module

The MCM36232 is a 2.35M bit static random access memory module organized as two banks of 32,768 words of 36 bits. The module is a 76-lead zig-zag in-line memory module (ZIP) consisting of eight MCM6205C fast static RAMs packaged in 32 J-lead small outline packages (SOJ) and mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6205C is a high-performance CMOS fast static RAM organized as 32,768 words of 9 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM36232 is equipped with four separate byte write enable $(\overline{W1}-\overline{W4})$ inputs, two separate bank enable $(\overline{E1}-\overline{E2})$ inputs and two separate bank output enable $(\overline{G1}-\overline{G2})$ inputs allowing for greater system flexibility. The \overline{Gx} input, when high, will force the outputs of bank x to high impedance.

PD0 through PD2 are reserved for density identification. PD0 is connected to ground and PD1 and PD2 are not connected (open). These pins can be used to identify the density of the memory module compared with future versions.

- Single 5 V ± 10% Power Supply
- . Fast Access Time: 15/20 ns
- · Three-State Outputs
- Fully TTL Compatible
- Power Operation: 880/800 mA Maximum, Active AC
- High Board Density ZIP Package
- Byte Operation: Four Separate Write Enables. One for Each Byte (Nine Bits)
- High Quality Four-Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art Fast Static RAMs


PIN NAMES
A0 - A14 Address Inputs
DQ0 - DQ35 Data Inputs/Outputs
E1 - E2 Byte Enables
W1 - W4 Byte Write Enables
G1 - G2 Bank Output Enables
PD0 PD2 Package Density Identifiers
VCC + 5 V Power Supply
VSS Ground

For proper operation of the device, V_{SS} must be connected to ground.

MCM36232

			_
Pil	N ASSIGN	MENT	1
76 LEAD ZIG		LINE PACKAGE	l
TOP	VIEW — C	ASE 879	l
PD0 (VSS)	2	1 V _{SS}	l
PD2 (OPEN)	4	3 PD1 (OPEN)	I
DQ0 [6	5∏ NC	I
DQ2		7 DQ1	l
DQ4 [10	9 DQ3	l
DQ5 [11 DQ5	l
DQ6 [13 DQ7	١
Vcc [16	15 A0	
A1 [17 A2	١
_		19 A4	١
-	20	21 A6	١
	i	23 V _{SS}	١
A7 L DQ10 [1	25 DQ9	l
DQ10 { DQ12 {	1	27 DQ11	١
;	1	29 DQ13	١
DQ14 L	1	31 DQ15	1
DQ16 [1	33 DQ17	ı
Vcc [1	35 W2	ı
Wī [1	37 N E2	I
Gī [38	"P ==	
		39 G2	ļ
Ēī [1	E	
W3 {	42	41 W4 43 VCC	
DQ18	44	45 DQ19	
DQ20 (46	47 DQ21	1
DQ22 [48	Ľ	
DQ24	1	Ľ	
DQ26	52	51 DQ25	
Vss	54	53 A8	
A10	56	55 A9	
A12	58	57 A11	
A14	60	59 A13	
NC	62	61 VCC	
DQ28	64	63 DQ27	
DQ30	66	65 DQ29	
DQ32	68	67 DQ31	
DQ34	70	69 DQ33	
NC	72	71 DQ35	
NC	74	73 NC	
VSS	76	75] NC	
L			_

FUNCTIONAL BLOCK DIAGRAM



TRUTH TABLE (X = Don't Care)

É1	E2	Ġ1	Ğ2	Wx	Mode	V _{CC} Current	Output	Cycle
Н	L	Х	Х	х	Not Selected	ISB1 or ISB2 High-Z		_
L	L	Н	Х	Н	Read Bank 1	ICCA ISB1 High-Z		_
L	L	L	Х	н	Read Bank 1	ICCA-ISB1 Dout		Read Cycle
L	L	Х	Х	Ĺ	Write Bank 1	ICCA-ISB1	D _{in}	Write Cycle
Н	н	Х	Н	Н	Read Bank 2	ISB1-ICCA	High-Z	-
Н	Н	х	L	н	Read Bank 2	ISB1-ICCA	31, CCA Dout Re	
Н	Н	X	×	L	Write Bank 2	ISB1-ICCA	D _{in}	Write Cycle

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	VCC	- 0.5 to 7.0	٧
Output Power Supply Voltage	v _{CCQ}	– 0.5 to V _{CC}	٧
Voltage Relative to VSS	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	fout	+ 30	mA
Power Dissipation (T _A = 70° C, V _{CC} = 5 V)	₽D	5	W
Temperature Under Bias	T _{bias}	- 10 to + 85	C
Operating Temperature	TA	0 to + 70	С
Storage Temperature	T _{stg}	- 25 to + 125	.с

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPER-ATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = 0 V)

Teaming of Environment (total good to 195 of)									
Parameter	Symbol	Min	Тур	Max	Unit				
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V				
Input High Voltage	VIH	2.2	3.0	V _{CC} +0.3*	V				
Input Low Voltage	VII	- 0.5**	0.0	0.8	V				

^{*} V_{IH} (max) = V_{CC} + 0.3 V dc; V_{IH} (max) = V_{CC} + 2 V ac (pulse width · 20 ns)

DC CHARACTERISTICS

Paramete	ır	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{In} = 0 to V _{CC})		l _{(kg(l)}		_	± 8	μА
Output Leakage Current (G, Ex = VIH, Vout =	= 0 to V _{CCQ})	l _{lkg(O)}	_		± 8	μА
AC Active Supply Current (G. Ex = V _{IL} , I _{out} Only One Bank is Enabled)	= 0 mA, Cycle Time ≥ t _{AVAV} min, MCM36232-15: t _{AVAV} = 15 ns MCM36232-20: t _{AVAV} = 20 ns	CCA15		_	880 800	mA
AC Standby Current (E1 = V _{IH} , E2 = V _{IL} , Cy	cle Time ≥ t _{AVAV} min) MCM36232-15: t _{AVAV} = 15 ns MCM36232-20: t _{AVAV} = 20 ns	^I SB1	_	300 260	400 360	mA
CMOS Standby Current (Ex \gtrsim V $_{CC} \sim$ 0.2 V, ℓ	All Inputs $\geq V_{CC} = 0.2 \text{ V or } \leq 0.2 \text{ V}$	I _{SB2}	_	100	160	mA
Output Low Voltage (I _{OL} = + 8.0 mA)		VOL		-	0.4	V
Output High Voltage (I _{OH} = -4.0 mA)		۷он	2 4	-	_	V

NOTE: Good decoupling of the local power supply should always be used.

[&]quot;VIL (min) = - 3.0 V ac (pulse width < 20 ns)

$\textbf{CAPACITANCE} \ (\textit{f} = 1.0 \ \text{MHz}, \ \textit{dV} = 3.0 \ \text{V}, \ \textit{T}_{\textbf{A}} = 25 \ \text{^{\circ}C}, \ \textit{Periodically Sampled Rather Than } 100\% \ \textit{Tested})$

Characteristic		Symbol	Тур	Max	Unit
Input Capacitance	Address W1 - W4 E1, É2, G1, G2	C _{in}	32 14 24	48 16 32	pF
Input/Output Capacitance (DQ0 - DQ35)		C _{I/O}	14	16	pF

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to} + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level 1.5 V
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	


READ CYCLE TIMING (See Notes 1 and 2)

	Syn	nbol	MCM36232-15		MCM36232-20			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Read Cycle Time	†AVAV	^t RC	15	_	20	_	ns	3
Address Access Time	tavqv	†AA	-	15	_	20	ns	
Enable Access Time	†ELQV	tACS	_	15		20	ns	
Output Enable Access Time	†GLQV	†OE		8		10	ns	
Output Hold from Address Change	tAXQX	tон	4		5		ns	
Enable Low to Output Active	¹ ELQX	tCLZ	4	_	5		ns	4, 5, 6
Output Enable to Output Active	^t GLQX	tOLZ	0		0		ns	4, 5, 6
Enable High to Output High-Z	†EHQZ	tCHZ	0	8	0	9	ns	4, 5, 6
Output Enable High to Output High-Z	tGHQZ	tonz	0	7	0	8	ns	4, 5, 6
Power Up Time	†ELICCH	tpU	0	_	0	-	ns	
Power Down Time	†EHICCL	tPD		15		20	ns	

NOTES:

- 1. W is high for read cycle
- 2. E1 E2 are represented by E in these timing specifications; only one of the Exs may be asserted.
- 3. All read cycle timing is referenced from the last valid address to the first transitioning address.
- 4. At any given voltage and temperature, t_{EHQZ} max is less than t_{ELQX} min, and t_{GHQZ} max is less than t_{GHQX} min, both for a given device and from device to device.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- 6. This parameter is sampled and not 100% tested.
- 7. Device is continuously selected ($\bar{E} = V_{IL}$, $G = V_{IL}$).


AC TEST LOADS




TIMING LIMITS

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

READ CYCLE 1 (See Note 7)



READ CYCLE 2 (See Note)



NOTE: Addresses valid prior to or coincident with E going low.


WRITE CYCLE 1 (W Controlled, See Notes 1 and 2)

	Syn	Symbol		MCM36232-15		6232-20		
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	_	20	-	ns	3
Address Setup Time	¹AVWL	†AS	0	_	0		ns	
Address Valid to End of Write	tAVWH	taw	12	_	15	_	ns	
Write Pulse Width	tWLWH, tWLEH	tWP	12	-	15	_	ns	
Write Pulse Width, G High	[†] WLWH, [†] WLEH	twp	10	_	12	_	ns	
Data Valid to End of Write	†DVWH	t _{DW}	7		8		ns	
Data Hold Time	¹whdx	^t DH	0	_	0	T	ns	
Write Low to Data High-Z	†WLQZ	twz	0	7	0	8	ns	4, 5, 6
Write High to Output Active	twhax	tow	4		4	-	ns	4, 5, 6
Write Recovery Time	twhax	twn	0	_	0		ns	

NOTES:

- 1. A write occurs during the overlap of \bar{E} low and \bar{W} low.
- 2. $\overline{E1}$ $\overline{E2}$ are presented by \overline{E} in these timing specifications; any combination of Exs may be asserted. \overline{G} is a don't care when W is low.
- All write cycle timing is referenced from the last valid address to the first transitioning address.
- 4 Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B.
- This parameter is sampled and not 100% tested.
- 6. At any given voltage and temperature, twLQZ max is less than twHQX min both for a given device and from device to device.

WRITE CYCLE 1




WRITE CYCLE 2 (E Controlled, See Notes 1 and 2)

	Symbol		MCM36232-15		MCM36232-20			
Parameter	Standard	Alternate	Min	Max	Min	Max	Unit	Notes
Write Cycle Time	tavav	twc	15	-	20		ns	3
Address Setup Time	†AVEL	t _{AS}	0	_	0	_	ns	
Address Valid to End of Write	¹AVEH	1AW	12	-	15	_	ns	
Enable to End of Write	teleh telwh	tcw	10	_	12		ns	2, 4, 5
Enable Valid to End of Write	†DVEH	¹DW	7	_	8	_	ns	
Data Hold Time	†EHDX	^t DH	0	_	0	_	ns	1
Write Recovery Time	†EHAX	twn	0	_	0		ns	

NOTES:

- 1. A write occurs during the overlap of \widetilde{E} low and \widetilde{W} low.
- 2. E1 and E2 are represented by E in these timing specifications; any combination of Exs may be asserted. G is a don't care when W is low.
- 3. All write cycle timing is referenced from the last valid address to the first transitioning address.
- If E goes low coincident with or after W goes low, the output will remain in a high impedance condition
 If E goes high coincident with or before W goes high, the output will remain in a high-impedence condition.

WRITE CYCLE 2



ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers --- MCM36232Z15

MCM36232Z20