

**MCM36232**

**2 x 32K x 36 Bit Static Random  
Access Memory Module**

The MCM36232 is a 2.35M bit static random access memory module organized as two banks of 32,768 words of 36 bits. The module is a 76-lead zig-zag in-line memory module (ZIP) consisting of eight MCM6205C fast static RAMs packaged in 32 J-lead small outline packages (SOJ) and mounted on a printed circuit board along with eight decoupling capacitors.

The MCM6205C is a high-performance CMOS fast static RAM organized as 32,768 words of 9 bits, fabricated using high-performance silicon-gate CMOS technology. Static design eliminates the need for external clocks or timing strobes, while CMOS circuitry reduces power consumption and provides for greater reliability.

The MCM36232 is equipped with four separate byte write enable ( $\overline{W1} - \overline{W4}$ ) inputs, two separate bank enable ( $\overline{E1} - \overline{E2}$ ) inputs and two separate bank output enable ( $\overline{G1} - \overline{G2}$ ) inputs allowing for greater system flexibility. The  $\overline{Gx}$  input, when high, will force the outputs of bank x to high impedance.


PD0 through PD2 are reserved for density identification. PD0 is connected to ground and PD1 and PD2 are not connected (open). These pins can be used to identify the density of the memory module compared with future versions.

- Single 5 V  $\pm$  10% Power Supply
- Fast Access Time: 15/20 ns
- Three-State Outputs
- Fully TTL Compatible
- Power Operation: 880/800 mA Maximum, Active AC
- High Board Density ZIP Package
- Byte Operation: Four Separate Write Enables, One for Each Byte (Nine Bits)
- High Quality Four-Layer FR4 PWB with Separate Internal Power and Ground Planes
- Incorporates Motorola's State-of-the-Art Fast Static RAMs


PIN NAMES	
A0 - A14	Address Inputs
DQ0 - DQ35	Data Inputs/Outputs
E1 - E2	Byte Enables
W1 - W4	Byte Write Enables
G1 - G2	Bank Output Enables
PD0 - PD2	Package Density Identifiers
VCC	+ 5 V Power Supply
VSS	Ground

For proper operation of the device, VSS must be connected to ground.

**PIN ASSIGNMENT**  
**76 LEAD ZIG-ZAG IN-LINE PACKAGE**  
**TOP VIEW - CASE 879**



FUNCTIONAL BLOCK DIAGRAM



5

**TRUTH TABLE** (X = Don't Care)

E1	E2	G1	G2	Wx	Mode	VCC Current	Output	Cycle
H	L	X	X	X	Not Selected	ISB1 or ISB2	High-Z	—
L	L	H	X	H	Read Bank 1	ICCA, ISB1	High-Z	—
L	L	L	X	H	Read Bank 1	ICCA, ISB1	D <sub>out</sub>	Read Cycle
L	L	X	X	L	Write Bank 1	ICCA, ISB1	D <sub>in</sub>	Write Cycle
H	H	X	H	H	Read Bank 2	ISB1, ICCA	High-Z	—
H	H	X	L	H	Read Bank 2	ISB1, ICCA	D <sub>out</sub>	Read Cycle
H	H	X	X	L	Write Bank 2	ISB1, ICCA	D <sub>in</sub>	Write Cycle

**ABSOLUTE MAXIMUM RATINGS** (Voltages referenced to V<sub>SS</sub> = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	- 0.5 to 7.0	V
Output Power Supply Voltage	V <sub>CCQ</sub>	- 0.5 to V <sub>CC</sub>	V
Voltage Relative to V <sub>SS</sub>	V <sub>in</sub> , V <sub>out</sub>	- 0.5 to V <sub>CC</sub> + 0.5	V
Output Current (per I/O)	I <sub>out</sub>	+ 30	mA
Power Dissipation (T <sub>A</sub> = 70° C, V <sub>CC</sub> = 5 V)	P <sub>D</sub>	5	W
Temperature Under Bias	T <sub>bias</sub>	- 10 to + 85	°C
Operating Temperature	T <sub>A</sub>	0 to + 70	C
Storage Temperature	T <sub>stg</sub>	- 25 to + 125	°C

The devices on this module contain circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to these high impedance circuits.

These CMOS memory circuits have been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established. The module is in a test socket or mounted on a printed circuit board and transverse air flow of at least 500 linear feet per minute is maintained.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to + 70° C, Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS** (Voltages referenced to V<sub>SS</sub> = 0 V)

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V
Input High Voltage	V <sub>IH</sub>	2.2	3.0	V <sub>CC</sub> + 0.3*	V
Input Low Voltage	V <sub>IL</sub>	- 0.5**	0.0	0.8	V

\*V<sub>IH</sub> (max) = V<sub>CC</sub> + 0.3 V dc; V<sub>IH</sub> (max) = V<sub>CC</sub> + 2 V ac (pulse width < 20 ns)

\*\*V<sub>IL</sub> (min) = - 3.0 V ac (pulse width < 20 ns)

**DC CHARACTERISTICS**

Parameter	Symbol	Min	Typ	Max	Unit
Input Leakage Current (All Inputs, V <sub>in</sub> = 0 to V <sub>CC</sub> )	I <sub>lkg(I)</sub>	—	—	± 8	μA
Output Leakage Current (G, Ex = V <sub>IH</sub> , V <sub>out</sub> = 0 to V <sub>CCQ</sub> )	I <sub>lkg(O)</sub>	—	—	± 8	μA
AC Active Supply Current (G, Ex = V <sub>IL</sub> , I <sub>out</sub> = 0 mA, Cycle Time ≥ 1 <sub>AVAV</sub> min, Only One Bank is Enabled)	I <sub>CCA15</sub> I <sub>CCA20</sub>	—	—	880 800	mA
AC Standby Current (E1 = V <sub>IH</sub> , E2 = V <sub>IL</sub> , Cycle Time ≥ 1 <sub>AVAV</sub> min)	I <sub>SB1</sub>	—	300 260	400 360	mA
CMOS Standby Current (Ex ≥ V <sub>CC</sub> - 0.2 V, All Inputs > V <sub>CC</sub> - 0.2 V or ≤ 0.2 V)	I <sub>SB2</sub>	—	100	160	mA
Output Low Voltage (I <sub>OL</sub> = + 8.0 mA)	V <sub>OL</sub>	—	—	0.4	V
Output High Voltage (I <sub>OH</sub> = - 4.0 mA)	V <sub>OH</sub>	2.4	—	—	V

NOTE: Good decoupling of the local power supply should always be used.

**CAPACITANCE** ( $f = 1.0 \text{ MHz}$ ,  $dV = 3.0 \text{ V}$ ,  $T_A = 25^\circ \text{C}$ , Periodically Sampled Rather Than 100% Tested)

Characteristic	Symbol	Typ	Max	Unit	
Input Capacitance	$C_{in}$	Address W1 - W4	32	48	$\mu\text{F}$
		E1, E2, G1, G2	14	16	
			24	32	
Input/Output Capacitance (DQ0 - DQ35)	$C_{I/O}$	14	16	$\mu\text{F}$	

**AC OPERATING CONDITIONS AND CHARACTERISTICS**

( $V_{CC} = 5.0 \text{ V} \pm 10\%$ ,  $T_A = 0 \text{ to } +70^\circ \text{C}$ , Unless Otherwise Noted)

Input Timing Measurement Reference Level	1.5 V	Output Timing Reference Level	1.5 V
Input Pulse Levels	0 to 3.0 V	Output Load	See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time	3 ns		

**READ CYCLE TIMING** (See Notes 1 and 2)

Parameter	Symbol		MCM36232-15		MCM36232-20		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Read Cycle Time	$t_{AVAV}$	$t_{RC}$	15	—	20	—	ns	3
Address Access Time	$t_{AVQV}$	$t_{AA}$	—	15	—	20	ns	
Enable Access Time	$t_{ELQV}$	$t_{ACS}$	—	15	—	20	ns	
Output Enable Access Time	$t_{GLQV}$	$t_{OE}$	—	8	—	10	ns	
Output Hold from Address Change	$t_{AXQX}$	$t_{OH}$	4	—	5	—	ns	
Enable Low to Output Active	$t_{ELQX}$	$t_{CLZ}$	4	—	5	—	ns	4, 5, 6
Output Enable to Output Active	$t_{GLQX}$	$t_{OLZ}$	0	—	0	—	ns	4, 5, 6
Enable High to Output High-Z	$t_{EHQZ}$	$t_{CHZ}$	0	8	0	9	ns	4, 5, 6
Output Enable High to Output High-Z	$t_{GHQZ}$	$t_{OHZ}$	0	7	0	8	ns	4, 5, 6
Power Up Time	$t_{ELICCH}$	$t_{PU}$	0	—	0	—	ns	
Power Down Time	$t_{EHICCL}$	$t_{PD}$	—	15	—	20	ns	

NOTES:

1. W is high for read cycle.
2. E1 - E2 are represented by E in these timing specifications; only one of the E's may be asserted.
3. All read cycle timing is referenced from the last valid address to the first transitioning address.
4. At any given voltage and temperature,  $t_{EHQZ}$  max is less than  $t_{ELQX}$  min, and  $t_{GHQZ}$  max is less than  $t_{GHQX}$  min, both for a given device and from device to device.
5. Transition is measured  $\pm 500 \text{ mV}$  from steady-state voltage with load of Figure 1B.
6. This parameter is sampled and not 100% tested.
7. Device is continuously selected ( $\bar{E} = V_{IL}$ ,  $G = V_{IL}$ ).

**AC TEST LOADS**




Figure 1A





Figure 1B


**TIMING LIMITS**

The table of timing values shows either a minimum or a maximum limit for each parameter. Input requirements are specified from the external system point of view. Thus, address setup time is shown as a minimum since the system must supply at least that much time (even though most devices do not require it). On the other hand, responses from the memory are specified from the device point of view. Thus, the access time is shown as a maximum since the device never provides data later than that time.

**READ CYCLE 1** (See Note 7)



**READ CYCLE 2** (See Note)



NOTE: Addresses valid prior to or coincident with E going low.


**WRITE CYCLE 1** ( $\bar{W}$  Controlled, See Notes 1 and 2)

Parameter	Symbol		MCM36232-15		MCM36232-20		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	15	—	20	—	ns	3
Address Setup Time	$t_{AVWL}$	$t_{AS}$	0	—	0	—	ns	
Address Valid to End of Write	$t_{AVWH}$	$t_{AW}$	12	—	15	—	ns	
Write Pulse Width	$t_{WLWH}$ , $t_{WLEH}$	$t_{WP}$	12	—	15	—	ns	
Write Pulse Width, G High	$t_{WLWH}$ , $t_{WLEH}$	$t_{WP}$	10	—	12	—	ns	
Data Valid to End of Write	$t_{DVWH}$	$t_{DW}$	7	—	8	—	ns	
Data Hold Time	$t_{WHDX}$	$t_{DH}$	0	—	0	—	ns	
Write Low to Data High-Z	$t_{WLQZ}$	$t_{WZ}$	0	7	0	8	ns	4, 5, 6
Write High to Output Active	$t_{WHQX}$	$t_{OW}$	4	—	4	—	ns	4, 5, 6
Write Recovery Time	$t_{WHAX}$	$t_{WR}$	0	—	0	—	ns	

NOTES:

1. A write occurs during the overlap of  $\bar{E}$  low and  $\bar{W}$  low.
2.  $\bar{E}1 - \bar{E}2$  are presented by  $\bar{E}$  in these timing specifications; any combination of Exs may be asserted.  $\bar{G}$  is a don't care when  $\bar{W}$  is low.
3. All write cycle timing is referenced from the last valid address to the first transitioning address.
4. Transition is measured  $\pm 500$  mV from steady-state voltage with load of Figure 1B.
5. This parameter is sampled and not 100% tested.
6. At any given voltage and temperature,  $t_{WLQZ}$  max is less than  $t_{WHQX}$  min both for a given device and from device to device.

**WRITE CYCLE 1**




**WRITE CYCLE 2** ( $\bar{E}$  Controlled, See Notes 1 and 2)

Parameter	Symbol		MCM36232-15		MCM36232-20		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max		
Write Cycle Time	$t_{AVAV}$	$t_{WC}$	15	—	20	—	ns	3
Address Setup Time	$t_{AVEL}$	$t_{AS}$	0	—	0	—	ns	
Address Valid to End of Write	$t_{AVEH}$	$t_{AW}$	12	—	15	—	ns	
Enable to End of Write	$t_{ELEH}$ $t_{ELWH}$	$t_{CW}$	10	—	12	—	ns	2, 4, 5
Enable Valid to End of Write	$t_{DVEH}$	$t_{DW}$	7	—	8	—	ns	
Data Hold Time	$t_{EHDX}$	$t_{DH}$	0	—	0	—	ns	
Write Recovery Time	$t_{EHAX}$	$t_{WR}$	0	—	0	—	ns	

**NOTES:**


1. A write occurs during the overlap of  $\bar{E}$  low and  $\bar{W}$  low.
2.  $\bar{E}1$  and  $\bar{E}2$  are represented by  $\bar{E}$  in these timing specifications; any combination of  $\bar{E}x$ s may be asserted. G is a don't care when  $\bar{W}$  is low.
3. All write cycle timing is referenced from the last valid address to the first transitioning address.
4. If  $\bar{E}$  goes low coincident with or after  $\bar{W}$  goes low, the output will remain in a high impedance condition.
5. If  $\bar{E}$  goes high coincident with or before  $\bar{W}$  goes high, the output will remain in a high-impedance condition.

**WRITE CYCLE 2**



**5**

**ORDERING INFORMATION**  
(Order by Full Part Number)



Full Part Numbers — MCM36232Z15      MCM36232Z20