



**PRODUCT SUMMARY**

$V_{DS}$ (V)	- 200	
$R_{DS(on)}$ ( $\Omega$ )	$V_{GS} = - 10$ V	1.5
$Q_g$ (Max.) (nC)	20	
$Q_{gs}$ (nC)	3.3	
$Q_{gd}$ (nC)	11	
Configuration	Single	

**FEATURES**

- Dynamic dV/dt Rating
- Repetitive Avalanche Rated
- Surface Mount (IRFR9220/SiHFR9220)
- Straight Lead (IRFU9220/SiHFU9220)
- Available in Tape and Reel
- P-Channel
- Fast Switching
- Lead (Pb)-free Available

**RoHS\***  
COMPLIANT**DESCRIPTION**

Third Power MOSFETs technology is the key to Vishay advanced line of Power MOSFET transistors. The efficient geometry and unique processing of the Power MOSFETs design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness. The DPAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU/SiHFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 W are possible in typical surface mount applications.

**ORDERING INFORMATION**

Package	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	DPAK (TO-252)	IPAK (TO-251)
Lead (Pb)-free	IRFR9220PbF	IIRFR9220TRLPbFa <sup>a</sup>	IRFR9220TRRPbFa <sup>a</sup>	IRFR9220TRPbFa <sup>a</sup>	IRFU9220PbF
	SiHFR9220-E3	SiHFR9220TL-E3 <sup>a</sup>	SiHFR9220TR-E3 <sup>a</sup>	SiHFR9220T-E3 <sup>a</sup>	SiHFU9220-E3
SnPb	IRFR9220	IRFR9220TRL <sup>a</sup>	IRFR9220TRR <sup>a</sup>	IRFR9220TR <sup>a</sup>	IRFU9220
	SiHFR9220	SiHFR9220TL <sup>a</sup>	SiHFR9220TR <sup>a</sup>	SiHFR9220T <sup>a</sup>	SiHFU9220

**Note**

a. See device orientation.

**ABSOLUTE MAXIMUM RATINGS**  $T_C = 25$  °C, unless otherwise noted

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-Source Voltage	$V_{DS}$	- 200	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	
Continuous Drain Current	$I_D$	- 3.6 - 2.3	A
$V_{GS}$ at - 10 V			
		- 14	
Pulsed Drain Current <sup>a</sup>	$I_{DM}$	0.33 0.020	W/°C
Linear Derating Factor			
Linear Derating Factor (PCB Mount) <sup>e</sup>			
Single Pulse Avalanche Energy <sup>b</sup>	$E_{AS}$	310	mJ
Repetitive Avalanche Current <sup>a</sup>	$I_{AR}$	- 3.6	A
Repetitive Avalanche Energy <sup>a</sup>	$E_{AR}$	4.2	mJ
Maximum Power Dissipation	$P_D$	42 2.5	W
Maximum Power Dissipation (PCB Mount) <sup>e</sup>			
Peak Diode Recovery dV/dt <sup>c</sup>	dV/dt	- 5.0	V/ns
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	- 55 to + 150	
Soldering Recommendations (Peak Temperature)	for 10 s	260 <sup>d</sup>	°C

**Notes**

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b.  $V_{DD} = - 50$  V, Starting  $T_J = 25$  °C,  $L = 35$  mH,  $R_G = 25 \Omega$ ,  $I_{AS} = - 3.6$  A (see fig. 12).c.  $I_{SD} \leq - 3.9$  A,  $dI/dt \leq 95$  A/ $\mu$ s,  $V_{DD} \leq V_{DS}$ ,  $T_J \leq 150$  °C.

d. 1.6 mm from case.

e. When mounted on 1" square PCB (FR-4 or G-10 material).



THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	-	110	°C/W
Maximum Junction-to-Ambient (PCB Mount) <sup>a</sup>	R <sub>thJA</sub>	-	-	50	
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	-	3.0	

**Note**

a. When mounted on 1" square PCB (FR-4 or G-10 material).

SPECIFICATIONS T <sub>J</sub> = 25 °C, unless otherwise noted								
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
<b>Static</b>								
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = - 250 μA		- 200	-	-	V	
V <sub>DS</sub> Temperature Coefficient	ΔV <sub>DS</sub> /T <sub>J</sub>	Reference to 25 °C, I <sub>D</sub> = - 1 mA		-	- 0.22	-	V/°C	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = - 250 μA		- 2.0	-	- 4.0	V	
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>GS</sub> = ± 20 V		-	-	± 100	nA	
Zero Gate Voltage Drain Current	I <sub>DS</sub>	V <sub>DS</sub> = - 200 V, V <sub>GS</sub> = 0 V		-	-	- 100	μA	
		V <sub>DS</sub> = - 160 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C		-	-	- 500		
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 2.2 A <sup>b</sup>	-	-	1.5	Ω	
Forward Transconductance	g <sub>f</sub>	V <sub>DS</sub> = - 50 V, I <sub>D</sub> = - 2.2 A		1.1	-	-	S	
<b>Dynamic</b>								
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = - 25 V, f = 1.0 MHz, see fig. 5		-	340	-	pF	
Output Capacitance	C <sub>oss</sub>			-	110	-		
Reverse Transfer Capacitance	C <sub>rss</sub>			-	33	-		
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 3.9 A, V <sub>DS</sub> = - 160 V, see fig. 6 and 13 <sup>b</sup>	-	-	20	nC	
Gate-Source Charge	Q <sub>gs</sub>			-	-	3.3		
Gate-Drain Charge	Q <sub>gd</sub>			-	-	11		
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = - 100 V, I <sub>D</sub> = - 3.9 A, R <sub>G</sub> = 18 Ω, R <sub>D</sub> = 24 Ω, see fig. 10 <sup>b</sup>		-	8.8	-	ns	
Rise Time	t <sub>r</sub>			-	27	-		
Turn-Off Delay Time	t <sub>d(off)</sub>			-	7.3	-		
Fall Time	t <sub>f</sub>			-	19	-		
Internal Drain Inductance	L <sub>D</sub>	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH	
Internal Source Inductance	L <sub>S</sub>			-	7.5	-		
<b>Drain-Source Body Diode Characteristics</b>								
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	- 3.6	A	
Pulsed Diode Forward Current <sup>a</sup>	I <sub>SM</sub>			-	-	- 14		
Body Diode Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = - 3.6 A, V <sub>GS</sub> = 0 V <sup>b</sup>		-	-	- 6.3	V	
Body Diode Reverse Recovery Time	t <sub>rr</sub>	T <sub>J</sub> = 25 °C, I <sub>F</sub> = - 3.9 A, dI/dt = 100 A/μs <sup>b</sup>		-	150	300	ns	
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>			-	0.97	2.0	μC	
Forward Turn-On Time	t <sub>on</sub>	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> and L <sub>D</sub> )						

**Notes**

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).

b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %.



KERSEMI



Fig. 1 - Typical Output Characteristics,  $T_C = 25^\circ\text{C}$ 

Fig. 3 - Typical Transfer Characteristics



Fig. 2 - Typical Output Characteristics,  $T_C = 150^\circ\text{C}$ 

Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area



KERSEMI




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



## Peak Diode Recovery dV/dt Test Circuit



\*  $V_{GS} = -5 \text{ V}$  for logic level and -3 V drive devices

Fig. 14 - For P-Channel