

25mW Stereo Cap-Free Headphone Driver

### Features

- Operating Voltage: 2.4V~5.5V
- Supply Current
  - $I_{DD}$ =2.1mA at  $V_{DD}$ =3.6V
- Low Shutdown Current
- $I_{DD}$ =0.7**mA** at  $V_{DD}$ =3.6V
- Ground Reference Output
  - No Output Capacitor Required (for DC Blocking)
  - Save the PCB Space
  - Reduce the BOM Costs
  - Improve the Low Frequency Response
- Output Power
   25mW/Ch into 16Wat V<sub>DD</sub>=3.6V,THD+N=0.04%
   20mW/Ch into 32Wat V<sub>DD</sub>=3.6V,THD+N=0.02%
- High PSRR: 90dB at 217Hz
- Fast Start-Up Time: 4ms
- Integrate the De-pop Circuitry
- Thermal Protection
- Surface-Mount Packaging WLCSP1.6x1.6-16

## **Applications**

- Handests
- PDAs
- Portable Multimedia Devices
- Notebooks

## **General Description**


The APA2177 is a stereo, fixed gain, single supply, and cap-free headphone driver, which is available in a WLCSP-16 packages.

The APA2177 is ground-reference output, and no need the output capacitors for DC blocking. The advantages of eliminating the output capacitor are saving the cost, eliminating component height, and improving the low frequency response.

The internal selectable gain (0dB or 6dB) can minimize the external component counts and save the PCB space. High PSRR provides increased immunity to noise and RF rectification.

The APA2177 is capable of driving 25mW at 3.6V into  $16\Omega$  load and provides thermal protection.

## **Simplified Application Circuit**




ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.


1



## **Pin Configuration**



## **Ordering and Marking Information**



Note : ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Symbol	Parameter	Rating	Unit
$V_{PGND\_GND}$	PGND to GND Voltage	-0.3 to 0.3	
V <sub>DD</sub>	Supply Voltage (VDD to GND and SGND)	-0.3 to 6.0	
$HPV_{DD}$	Headphone Amplifier Supply Voltage (HPV <sub>DD</sub> to GND and SGND)	-0.3 to 2.3	
V <sub>/SDN</sub>	Input Voltage (/SDN to GND)	GND-0.3 to $V_{\text{DD}}$ +0.3	V
V <sub>GAIN</sub>	Input Voltage (GAIN to GND)	GND-0.3 to V <sub>DD</sub> +0.3	
V <sub>HI-Z</sub>	Input Voltage (HI-Z to GND)	GND-0.3 to V <sub>DD</sub> +0.3	
HPVss	HPVSS to GND and SGND Voltage	-2.3 to 0.3	

### Absolute Maximum Ratings (Note 1)



## Absolute Maximum Ratings (Cont.) (Note 1)

Symbol	Parameter	Rating	Unit
V <sub>OUT</sub>	ROUT and LOUT to GND Voltage	$HPV_{SS}$ -0.3 to $HPV_{DD}$ +0.3	
V <sub>CPP</sub>	CPP to GND Voltage	GND-0.3 to HPV <sub>DD</sub> +0.3	V
V <sub>CPN</sub>	CPN to GND Voltage	HPPV <sub>ss</sub> -0.3 to GND+0.3	
TJ	Maximum Junction Temperature	150	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C
T <sub>SDR</sub>	Maximum Soldering Temperature Range	260, 10 seconds	
P <sub>D</sub>	Power Dissipation	Internally Limited	W

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

### **Thermal Characteristics**

	Symbol	Parameter	Typical Value	Unit
Γ	$\theta_{JA}$	Thermal Resistance - Junction to Ambient (Note 2) WI CSP-16	160	°C/W
	$\theta_{JA}$	WLCSP-16	160	l

Note 2: Please refer to "Thermal Consideration". 2 layered printed circuit boards with 2oz trace and copper through several thermal vias. The thermal pad is soldered on the PCB.

### **Recommended Operating Conditions**

Symbol	Parameter	Parameter			
V <sub>DD</sub>	Supply Voltage		2.4 ~ 5.5		
VIH	High Level Threshold Voltage	SDN, GAIN, HI-Z	1.3 ~ V <sub>DD</sub>		
V <sub>IL</sub>	Low Level Threshold Voltage SDN, GAIN, HI-Z		0 ~ 0.6	v	
	Voltage applied to Output; OUTR, OUTL (when SDN = 0 V)		-0.3 ~ 3.6		
	Voltage applied to Output; OUTR, OUTL (when SDN 1.3 V and HI–Z 1.3 V)				
T <sub>A</sub>	Operating Ambient Temperature Range		-40 ~ 85	°C	
TJ	Operating Junction Temperature Range		-40 ~ 125		
R∟	Headphone Resistance		16 ~ 100k	Ω	

### **Electrical Characteristics**

 $V_{_{DD}}=3.6V, V_{_{GND}}=V_{_{PGND}}=0V, V_{_{/SDN}}=V_{_{DD}}, C_{_{CPF}}=C_{_{CPO}}=1\mu F, C_{_{i}}=1\mu F, T_{_{A}}=25^{\circ}C \text{ (unless otherwise noted)}$ 

Symbol	Parameter	Test Conditions		APA2177		Unit	
Symbol	Faiailietei	Test conditions	Min.	Тур.	Max.	Unit	
I <sub>DD</sub>	V <sub>DD</sub> Supply Current		-	2.5	3.5	mA	
I <sub>SD</sub>	V <sub>DD</sub> Shutdown Current	V <sub>SDN</sub> =0V	-	1	2	۸	
lı –	Input current	SDN	-	0.1	-	μA	
CHARGE PUN	IP						
f <sub>osc</sub>	Switching Frequency		400	500	600	kHz	
R <sub>eq</sub>	Equivalent Resistance		-	15	-	Ω	



# Electrical Characteristics (Cont.)

 $V_{_{DD}}=3.6V, V_{_{GND}}=V_{_{PGND}}=0V, V_{_{/SDN}}=V_{_{DD}}, C_{_{CPF}}=C_{_{CPO}}=1\mu F, C_{_{i}}=1\mu F, T_{_{A}}=25^{\circ}C \text{ (unless otherwise noted)}$ 


Symbol	Parameter	Test Conc	Min.	Тур.	Max.	Unit	
Drivers	,	,					
•		V <sub>GAIN</sub> =0V, No Load		-0.95	-1.0	-1.05	
Av	Internal Voltage Gain	V <sub>GAIN</sub> > 1.3V, No Loa	ld	-1.95	-2.0	-2.05	- V/V
Av	Gain Matching			-	1	-	%
	lanut Desistance	GAIN = 0V(0dB)		-	19.8	-	
R <sub>i</sub>	Input Resistance	GAIN <u>&gt;</u> 1.3V(6dB)		-	13.2	-	kΩ
	Input Resistance in shutdown	SDN = 0V		-	10	-	1
		SDN = HI-Z <u>&gt;</u> 1.3	V, f <sub>in</sub> =10kHz	-	35	-	h.O.
Zo	Output Impedance	SDN = HI-Z > 1.3	V, f <sub>in</sub> =1MHz	-	17	-	kΩ
		SDN = 0 V (shutdow	n mode)	-	25	-	Ω
V <sub>os</sub>	Output Offset Voltage	$V_{DD}$ =2.5V to 5.5V, R <sub>L</sub> = 16 $\Omega$		-	0.5	-	mV
V <sub>N</sub>	Output Noise			-	7	-	$\mu V_{\text{RMS}}$
PSRR	Power Supply Pojection Patio	$ \begin{array}{c} \mbox{er Supply Rejection Ratio} \\ \mbox{er Supply Rejection Ratio} \\ \mbox{R}_{L} = 16 \ \Omega, \ \mbox{input} \\ \mbox{AC-Ground} \\ \end{array} \begin{array}{c} \mbox{f}_{in} = \ 217 Hz \\ \mbox{f}_{in} = \ 10 k Hz \\ \mbox{f}_{in} = \ 10 k Hz \\ \end{array} $	f <sub>in</sub> = 217Hz	-	-90	-	dB
FORK			f <sub>in</sub> = 10kHz	-	-80	-	uв
CL	Maximum Capacitive Load			-	220	-	pF
T <sub>start-up</sub>	Start up time			-	4	-	ms
$V_{\text{ESD}}$	ESD Protection	OUTR, OUTL		-	8	-	kV
Po	Output Power	THD+N=1%,	$R_L=16 \Omega$	-	25	-	mW
гo	(Stereo, In Phase)	f <sub>in</sub> =1kHz	$R_L=32 \Omega$	-	22	-	11100
Vo	Output Voltage (Stereo, In Phase)	THD+N=1%, f <sub>in</sub> =1kH	lz, R <sub>L</sub> =100 $\Omega$	-	1.1	-	$V_{\text{RMS}}$
	Total Harmonic Distortion P <sub>0</sub> =20mW, R <sub>L</sub> =16 Ω, f <sub>in</sub> =1k	, f <sub>in</sub> =1kHz	-	0.04	-		
THD+N	Pulse Noise	$P_0=25mW$ , $R_L=32 \Omega$ , $V_{DD}=5.5V$ , $f_{in}=1kHz$		-	0.02	-	%
Crosstalk	Channel separation	$P_0=20$ mW, R <sub>L</sub> =16 $\Omega$ $f_{in}=1$ kHz - 80		80	-		
Att <sub>shutdown</sub>	Shutdown Attenuation	$f_{in} = 1 \text{ kHz}, \text{ RL} = 16 \Omega,$	V <sub>in</sub> =1Vrms	-	80	-	dB
S/N		$P_{O}=20mW$ , $R_{L}=16\Omega$ GAIN = 0V(AV=0dB With A-weighting Fil	),	-	95	-	




## Pin Description


1	PIN		
WLCS P	Name	I/O/P	Function Description
A1	SDN	I	Shutdown mode control pin. A low-level voltage applied on this pin shuts off the headphone driver.
A2	VDD	Р	Supply voltage input pin.
A3	LOUT	0	Left channel output for headphone.
A4	LIN-	I	Left channel audio signal inverting input pin.
B1	GND	Р	Ground connection for circuitry.
B2	CPP	Р	Charge pump flying capacitor positive connection.
B3	HPVDD	Р	Positive power supply for headphone amplifiers.
B4	LIN+	I	Left channel audio signal non-inverting input pin.
C1	CPN	Р	Charge pump flying capacitor negative connection.
C2	HPVSS	Р	Charge pump output.
C3	SGND	I	Amplifier reference voltage.
C4	RIN+	I	Right channel audio signal non-inverting input pin.
D1	HI-Z	I	Output impedance select. Set to logic LOW for normal operation and logic HIGH for high output impedance.
D2	GAIN	I	Gain select. Set to logic LOW for a gain of 0dB and to HIGH for a gain of 6dB.
D3	ROUT	0	Right channel output for headphone.
D4	RIN-	I	Right channel audio signal inverting input pin.














Copyright © ANPEC Electronics Corp. Rev. A.1 - Jul., 2012




THD+N vs. Frequency





THD+N vs. Frequency

















**OUTPUT POWER VS SUPPLY** 







Copyright  $\circledast$  ANPEC Electronics Corp. Rev. A.1 - Jul., 2012











Output Noise Voltage vs. Frequency .....  $RL=16\Omega$ 10µ VDD =5.5V Output Noise Voltage(Vrms) 7μ V<sub>DD</sub>=3.6V Vpp=2.4V 5μ 4μ 3μ 2μ 1μ ∟ 20 100 1k 10k 20k Frequency (Hz) **Crosstalk vs. Frequency** -60 V<sub>DD</sub>=3.6V  $R_L=16\Omega$ -70 Po=20mW -80 Crosstalk(dB) -90 Right to Left -100 Left to Right ++-110 +++++ -120 10k 20k 20 100 1k Frequency (Hz)


Supply Current vs. Supply Voltage 8 SDN=1.3V 7 No Load 6 Ipp-Supply Current(mA) 5 4 3 2 1 0 ∟ 2.5 4.5 3.5 5 5.5 3 4 V<sub>DD</sub>-Supply Voltage(V)


Copyright  $\circledcirc$  ANPEC Electronics Corp. Rev. A.1 - Jul., 2012
















# **Operating Waveforms**








# Block Diagram






# **Typical Application Circuit**

#### **Differential Input**



#### Single-Ended Input





## **Function Description**

#### Headphone Driver Operation




Figure 1. Cap-free Operation

The APA2177's headphone drivers use a charge pump to invert the positive power supply  $(V_{DD})$  to negative power supply  $(V_{SS})$ , see figure1. The headphone drivers operate at this bipolar power supply  $(V_{DD} \text{ and } V_{SS})$  and the outputs reference refers to the ground. This feature eliminates the output capacitor that is using in conventional single-ended headphone drive amplifier. Compare with the single power supply amplifier, the power supply range has almost doubled.

#### **Thermal Protection**

The thermal protection circuit limits the junction temperature of the APA2177. When the junction temperature exceeds  $T_J = +150^{\circ}$ C, a thermal sensor turns off the driver, allowing the devices to cool. The thermal sensor allows the driver to start-up after the junction temperature down about 125°C. The thermal protection is designed with a 25°C hysteresis to lower the average  $T_J$  during continuous thermal overload conditions, increasing lifetime of the ICs.

#### **Shutdown Function**

In order to reduce power consumption while not in use, the APA2177 contains shutdown controllers to externally turns off the amplifier bias circuitry. This shutdown feature turns the amplifier off when logic low is placed on the SDN pins for the APA2177. The trigger point between a logic high is 1.0V and logic low level is 0.35V. It is recommended to switch between ground and the supply voltage  $V_{DD}$  to provide maximum device performance. By switching the SDN pins to a low level, the amplifier enters a low-consumption current circumstance, charge pump is disabled, and I<sub>DD</sub> for the APA2177 is in shutdown mode. In normal operating, the APA2177's SDN pins should be pulled to a high level to keep the IC out of the shutdown mode. The SDN pins should be tied to a definite voltage to avoid unwanted circumstance changes.



## **Application Information**

#### Input Capacitor, C<sub>i</sub>

In the typical application, an input capacitor,  $C_i$ , is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case,  $C_i$  and the minimum input impedance Ri from a high-pass filter with the corner frequency are determined in the following equation:

$$f_{C(highpass)} = \frac{1}{2\pi R_i f_{Ci}}$$
(1)

The value of C<sub>i</sub> is important to consider as it directly affects the low frequency performance of the circuit. Ri is the internal input resistance that typical value is  $13.2K\Omega$  at 6dB and the specification calls for a flat bass response down to 20Hz. Equation is reconfigured as below:

$$C_{i} = \frac{1}{2\pi R_{i} f_{C}}$$
(2)

Consider to input resistance variation, the C<sub>i</sub> is  $0.6\mu$ F so one would likely choose a value in the range of  $0.6\mu$ F to  $1\mu$ F. A further consideration for this capacitor is the leakage path from the input source through the input network (R<sub>i</sub> + R<sub>i</sub>, C<sub>i</sub>) to the load.

This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a low leakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the negative side of the capacitor should face the amplifier input in most applications as the DC level there is held at GND, which is likely lower than the source DC level. Please note that it is important to confirm the capacitor polarity in the application.

#### Power Supply Decoupling (C<sub>s</sub>)

The APA2177 is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD+N) is as low as possible. Power supply decoupling also prevents the oscillations causing by long lead length between the amplifier and the speaker. The optimum decoupling is achieved by using two different types of capacitor that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series- resistance (ESR) ceramic capacitor, typically  $0.1\mu$ F, is placed as close as possible to the device VDD lead for the best performance. For filtering lower frequency noise signals, a large aluminum electrolytic capacitor of  $1\mu$ F or greater placed near the audio power amplifier is recommended.

#### Charge pump flying capacitor, C<sub>CPF</sub>

The flying capacitor affects the load transient of the charge pump. If the capacitor's value is too small, then that will degrade the charge pump's current driver capability and the performance of headphone drive amplifier.

Increasing the flying capacitor's value will improve the load transient of charge pump. It is recommend using the low ESR ceramic capacitors (X7R type is recommended) above  $1\mu F$ .

#### Charge pump output capacitor, C<sub>cpo</sub>

The output capacitor's value affects the power ripple directly at HPVSS. Increasing the value of output capacitor reduce the power ripple. The ESR of output capacitor affects the load transient of HPVSS. Lower ESR and greater than  $1\mu$ F ceramic capacitor is recommendation.



## **Application Information**

#### Layout Recommendation





Figure : WLCSP-16 land pattern recommendation

- 1. All components should be placed close to the APA2177. For example, the input capacitor (CiR, CiL) should be close to APA2177 input pins to avoid causing noise coupling to APA2177 high impedance inputs; the decoupling capacitor (CS) should be placed by the APA2177 power pin to decouple the power rail noise.
- 2. The output traces should be short, wide (>50mil), and symmetric.
- 3. The input trace should be short and symmetric.
- 4. The power trace width should be greater than 50mil.
- 5. The input trace and output trace should be away from CCPF and CCPB possible.



# Package Information


WLCSP1.6x1.6-16



S Y	WLCSP1.6x1.6-16						
- МВ О.			INC	HES			
0 L	MIN.	MAX.	MIN.	MAX.			
А		0.63		0.025			
A1	0.12	0.30	0.005	0.012			
A2	0.27	0.33	0.011	0.013			
b	0.20	0.30	0.008	0.012			
D	1.54	1.60	0.061	0.063			
E	1.54	1.60	0.061	0.063			
е	0.4 BSC		0.016	BSC			
aaa	0.0	95	0.0	002			



## **Carrier Tape & Reel Dimensions**



Application	Α	Н	T1	С	d	D	W	E1	F
	178.0 <i>±</i> 2.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 <b>±</b> 0.30	1.75 <b>±</b> 0.10	3.5 <b>±</b> 0.05
WLCSP1.6x1.6-16	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0 <b>±</b> 0.10	4.0 <b>±</b> 0.10	2.0 <b>±</b> 0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	1.75 <b>±</b> 0.15	1.75 <b>±</b> 0.15	0.75 <b>±</b> 0.10

(mm)


### **Devices Per Unit**

Package Type	Unit	Quantity
WLCSP1.6x1.6-16	Tape & Reel	3000




## **Taping Direction Information**

#### WLCSP1.6x1.6-16



## **Classification Profile**





## **Classification Reflow Profiles**

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly		
<b>Preheat &amp; Soak</b> Temperature min (T <sub>smin</sub> ) Temperature max (T <sub>smax</sub> ) Time (T <sub>smin</sub> to T <sub>smax</sub> ) (t <sub>s</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds		
Average ramp-up rate (T <sub>smax</sub> to T <sub>P</sub> )	3 °C/second max.	3°C/second max.		
Liquidous temperature (T <sub>L</sub> ) Time at liquidous (t <sub>L</sub> )	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body Temperature (T <sub>p</sub> )*	See Classification Temp in table 1	See Classification Temp in table 2		
Time $(t_P)^{**}$ within 5°C of the specified classification temperature $(T_c)$	20** seconds	30** seconds		
Average ramp-down rate $(T_p \text{ to } T_{smax})$	6 °C/second max.	6 °C/second max.		
Time 25°C to peak temperature	6 minutes max.	8 minutes max.		
<ul> <li>* Tolerance for peak profile Temperature (T<sub>p</sub>) is defined as a supplier minimum and a user maximum.</li> <li>** Tolerance for time at peak profile temperature (t<sub>p</sub>) is defined as a supplier minimum and a user maximum.</li> </ul>				

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> ³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup> <350	Volume mm <sup>3</sup> 350-2000	Volume mm <sup>3</sup> >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

### **Reliability Test Program**

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA



### **Customer Service**

#### Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838