## FEATURES

Low power quad 16-bit nanoDAC, $\pm 1$ LSB INL
Low total unadjusted error of $\pm 0.1 \mathrm{mV}$ typically
Low zero code error of 0.05 mV typically
Individually buffered reference pins
2.7 V to 5.5 V power supply

Specified over full code range of 0 to 65535
Power-on reset to zero scale or midscale
Per channel power-down with 3 power-down functions
Hardware $\overline{\text { LDAC }}$ with software $\overline{\text { LDAC }}$ override function
$\overline{\text { CLR }}$ function to programmable code
Small 16-lead TSSOP

## APPLICATIONS

## Process control

## Data acquisition systems

Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources

## GENERAL DESCRIPTION

The AD5066 is a low power, 16-bit quad-channel, unbuffered voltage output nanoDAC ${ }^{*}$ offering relative accuracy specifications of $\pm 1$ LSB INL with individual reference pins and can operate from a single 2.7 V to 5.5 V supply. The AD5066 also offers a differential accuracy specification of $\pm 1$ LSB DNL. Reference buffers are also provided on-chip. The part uses a versatile 3-wire, low power Schmitt trigger serial interface that operates at clock rates up to 50 MHz and is compatible with standard SPI ${ }^{\circ}$, QSPI $^{\text {m" }}$, MICROWIRE ${ }^{\mathrm{mm}}$, and most DSP interface standards. The AD5066 incorporates a power-on reset circuit that ensures the DAC output powers up to zero scale or midscale and remains there until a valid write to the device takes place.

Total unadjusted error for the part is $<0.8 \mathrm{mV}$. Zero code error for the part is 0.05 mV typically.
The AD5066 contains a power-down feature that reduces the current consumption of the device to typically 400 nA at 5 V and provides software selectable output loads while in powerdown mode.

The outputs of all DACs can be updated simultaneously using the hardware $\overline{\mathrm{LDAC}}$ function, with the added functionality of user software selectable DAC channels to update simultaneously. There is also an asynchronous $\overline{\mathrm{CLR}}$ that clears all DACs to a software-selectable code-0 V, midscale, or full scale.

## PRODUCT HIGHLIGHTS

1. Quad channel available in 16-lead TSSOP, $\pm 1$ LSB INL.
2. Individually buffered voltage reference pins.
3. $\mathrm{TUE}= \pm 0.8 \mathrm{mV}$ max and zero code error $=0.1 \mathrm{mV}$ max.
4. High speed serial interface with clock speeds up to 50 MHz .
5. Three power-down modes available to the user.
6. Reset to known output voltage (zero scale or midscale).

Table 1. Related Devices

| Part No. | Description |
| :--- | :--- |
| AD5666 | Quad,16-bit buffered DAC,16 LSB INL, TSSOP |
| AD5025/AD5045/AD5065 $^{1}$ | Dual,12-/14-/16-bit buffered nanoDAC, |
|  | TSSOP |
| AD5024/AD5044/AD5064 $^{1}$ | Quad 16-bit nanoDAC, TSSOP |
| AD5062 $^{1}$ | Single, 16-bit nanoDAC, SOT-23 |
| AD5063 $^{1}$ | Single, 16-bit nanoDAC, MSOP |
| AD5061 $^{\text {AD5040/AD5060 }}{ }^{1}$ | Single,16-bit nanoDAC, $\pm 4$ LSB INL, SOT-23 |

${ }^{1} \pm 1$ LSB INL


Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2009-2010 Analog Devices, Inc. All rights reserved.

## AD5066

## TABLE OF CONTENTS

Features ..... 1
Applications .....  1
General Description .....  1
Product Highlights ..... 1
Functional Block Diagram ..... 1
Revision History ..... 2
Specifications ..... 3
AC Characteristics ..... 4
Timing Characteristics ..... 5
Absolute Maximum Ratings ..... 6
ESD Caution ..... 6
Pin Configuration and Function Descriptions. .....  7
Typical Performance Characteristics .....  8
Terminology ..... 14
Theory of Operation ..... 15
Digital-to-Analog Converter ..... 15
REVISION HISTORY
8/10—Rev. 0 to Rev. A
Change to Minimum SYNC High Time, Single
Channel Update Parameter, Table 4 ..... 5
7/09—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 2.0 \mathrm{~V} \leq \mathrm{V}_{\text {REF }} \mathrm{A}, \mathrm{V}_{\text {REF }} \mathrm{B}, \mathrm{V}_{\text {REF }} \mathrm{C}, \mathrm{V}_{\text {REF }} \mathrm{D} \leq \mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V}$, all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted.
Table 2.

| Parameter | A Grade ${ }^{1}$ |  |  | B Grade ${ }^{1}$ |  |  | Unit | Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | Typ | Max |  |  |
|  |  |  |  |  |  |  |  |  |
| Resolution | 16 |  |  | 16 |  |  | Bits |  |
| Relative Accuracy (INL) |  | $\pm 0.5$ | $\pm 4$ |  | $\pm 0.5$ | $\pm 1$ | LSB | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
|  |  | $\pm 0.5$ | $\pm 4$ |  | $\pm 0.5$ | $\pm 2$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Differential Nonlinearity (DNL) |  | $\pm 0.2$ | $\pm 1$ |  | $\pm 0.2$ | $\pm 1$ | LSB |  |
| Total Unadjusted Error (TUE) |  | $\pm 0.1$ | $\pm 0.8$ |  | $\pm 0.1$ | $\pm 0.8$ | mV | $\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\text {REF }}=2 \mathrm{~V}$ |
| Zero-Code Error |  | 0.05 | 0.1 |  | 0.05 | 0.1 | mV | All 0s loaded to the DAC register |
| Zero-Code Error Drift ${ }^{3}$ |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |  |
| Full-Scale Error |  | $\pm 0.01$ | $\pm 0.05$ |  | $\pm 0.01$ | $\pm 0.05$ | \% FSR | All 1s loaded to the DAC register |
| Gain Error |  | $\pm 0.005$ | $\pm 0.05$ |  | $\pm 0.005$ | $\pm 0.05$ | \% FSR |  |
| Gain Error Drift ${ }^{3}$ |  | $\pm 0.5$ |  |  | $\pm 0.5$ |  | ppm | ppm of FSR/ $/{ }^{\circ} \mathrm{C}$ |
| DC Crosstalk ${ }^{3}$ |  | 1 | 5 |  | 1 | 5 | $\mu \mathrm{V}$ | Due to single-channel full-scale output change |
|  |  | 5 | 25 |  | 5 | 25 | $\mu \mathrm{V}$ | Due to powering down (per channel) |
| OUTPUT CHARACTERISTICS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Output Voltage Range | 0 |  | $V_{\text {REF }}$ | 0 |  | $\mathrm{V}_{\text {REF }}$ | V |  |
| DC Output Impedance (Normal Mode) |  | 8 |  |  | 8 |  | $\mathrm{k} \Omega$ | Output impedance tolerance $\pm 10 \%$ |
| DC Output Impedance |  |  |  |  |  |  |  | DAC in power-down mode |
| Output Connected to $100 \mathrm{k} \Omega$ Network |  | 100 |  |  | 100 |  | $\mathrm{k} \Omega$ | Output impedance tolerance $\pm 20 \mathrm{k} \Omega$ |
| Output Connected to $1 \mathrm{k} \Omega$ Network |  | 1 |  |  | 1 |  | $\mathrm{k} \Omega$ | Output impedance tolerance $\pm 400 \Omega$ |
| Power-Up Time ${ }^{4}$ |  | 2.9 |  |  | 2.9 |  | $\mu \mathrm{s}$ |  |
| DC PSRR |  | -120 |  |  | -120 |  | dB | $V_{D D} \pm 10 \%, D A C=$ full scale |
| REFERENCE INPUTS |  |  |  |  |  |  |  |  |
| Reference Input Range | 2 |  | $V_{D D}-0.4$ | 2 |  | $V_{D D}-0.4$ | V |  |
| Reference Current |  | 0.002 | $\pm 1$ |  | 0.002 | $\pm 1$ | $\mu \mathrm{A}$ | Per DAC channel |
| Reference Input Impedance |  | 40 |  |  | 40 |  | $\mathrm{M} \Omega$ | Per DAC channel |
| LOGIC INPUTS ${ }^{3}$ |  |  |  |  |  |  |  |  |
| Input Current ${ }^{5}$ |  |  | $\pm 1$ |  |  | $\pm 1$ |  |  |
| Input Low Voltage, $\mathrm{V}_{\text {INL }}$ |  |  | 0.8 |  |  | 0.8 | V |  |
| Input High Voltage, $\mathrm{V}_{\mathbb{N H}}$ | 2.2 |  |  | 2.2 |  |  | V |  |
| Pin Capacitance |  | 4 |  |  | 4 |  |  |  |
| POWER REQUIREMENTS |  |  |  |  |  |  |  |  |
| $V_{\text {DD }}$ | 2.7 |  | 5.5 | 2.7 |  | 5.5 | v | All digital inputs at 0 V or $\mathrm{V}_{\mathrm{DD}}$ DAC active, excludes load current |
| $\mathrm{I}_{\mathrm{DD}}$ |  |  |  |  |  |  |  | $\mathrm{V}_{\mathrm{HH}}=\mathrm{V}_{\mathrm{DD}}$ and $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ |
| Normal Mode ${ }^{6}$ |  | 2.5 | 3 |  | 2.5 | 3 | mA |  |
| All Power-Down Modes ${ }^{7}$ |  | 0.4 |  |  | 0.4 |  | $\mu \mathrm{A}$ |  |

[^0]
## AD5066

## AC CHARACTERISTICS

$\mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}$ to $5.5 \mathrm{~V}, 2.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{REF}} \mathrm{A}, \mathrm{V}_{\mathrm{REF}} \mathrm{B}, \mathrm{V}_{\mathrm{REF}} \mathrm{C}, \mathrm{V}_{\mathrm{REF}} \mathrm{D} \leq \mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V}$ all specifications $\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.
Table 3.

| Parameter ${ }^{1,2}$ | Min | Typ | Max | Unit | Conditions/Comments ${ }^{3}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DYNAMIC PERFORMACE |  |  |  |  |  |
| Output Voltage Settling Time |  | 7.5 | 10 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 2 \mathrm{LSB}$, single channel update, output unloaded |
| Output Voltage Settling Time |  | 12 | 15 | $\mu \mathrm{s}$ | $1 / 4$ to $3 / 4$ scale settling to $\pm 2$ LSB, all channel update, output unloaded |
| Slew Rate |  | 1.7 |  | V/ $/ \mathrm{s}$ |  |
| Digital-to-Analog Glitch Impulse |  | 3 |  | nV -sec | 1 LSB change around major carry |
| Reference Feedthrough |  | -70 |  | dB | $\mathrm{V}_{\text {REF }}=3 \mathrm{~V} \pm 0.5 \mathrm{~V} p-\mathrm{p}$, frequency $=60 \mathrm{~Hz}$ to 20 MHz |
| Digital Feedthrough |  | 0.02 |  | nV -sec |  |
| Digital Crosstalk |  | 1.7 |  | nV-sec |  |
| Analog Crosstalk |  | 3.7 |  | nV -sec |  |
| DAC-to-DAC Crosstalk |  | 5.4 |  | nV -sec |  |
| Total Harmonic Distortion |  | -83 |  | dB | $\mathrm{V}_{\text {REF }}=3 \mathrm{~V} \pm 0.2 \mathrm{~V} p-\mathrm{p}$, frequency $=10 \mathrm{kHz}$ |
| Output Noise Spectral Density |  | 30 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=0 \times 8000,1 \mathrm{kHz}$ |
|  |  | 25 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ | DAC code $=0 \times 8000,10 \mathrm{kHz}$ |
| Output Noise |  | 4.7 |  | $\mu \mathrm{V}$ p-p | 0.1 Hz to 10 Hz |

[^1]
## TIMING CHARACTERISTICS

All input signals are specified with $t_{R}=t_{F}=1 \mathrm{~ns} / \mathrm{V}\left(10 \%\right.$ to $90 \%$ of $\left.V_{D D}\right)$ and timed from a voltage level of $\left(V_{I L}+V_{I H}\right) / 2, V_{D D}=2.7 \mathrm{~V}$ to 5.5 V , all specifications $\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. See Figure 2.

Table 4.

| Parameter ${ }^{1}$ | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SCLK Cycle Time | $\mathrm{t}_{1}$ | 20 |  |  | ns |
| SCLK High Time | $\mathrm{t}_{2}$ | 10 |  |  | ns |
| SCLK Low Time | $\mathrm{t}_{3}$ | 10 |  |  | ns |
| $\overline{\text { SYNC }}$ to SCLK Falling Edge Set-Up Time | $\mathrm{t}_{4}$ | 17 |  |  | ns |
| Data Set-Up Time | $\mathrm{t}_{5}$ | 5 |  |  | ns |
| Data Hold Time | $\mathrm{t}_{6}$ | 5 |  |  | ns |
| SCLK Falling Edge to $\overline{\text { SYNC }}$ Rising Edge | $\mathrm{t}_{7}$ | 5 |  | 30 | ns |
| Minimum $\overline{\text { SYNC }}$ High Time | $\mathrm{t}_{8}$ |  |  |  |  |
| Single Channel Update |  | 3 |  |  | $\mu \mathrm{s}$ |
| All Channel Update |  | 8 |  |  | $\mu \mathrm{s}$ |
| $\overline{\text { SYNC }}$ Rising Edge to SCLK Fall Ignore | $\mathrm{t}_{9}$ | 17 |  |  | ns |
| LDAC Pulse Width Low | $\mathrm{t}_{10}$ | 20 |  |  | ns |
| SCLK Falling Edge to $\overline{\text { LDAC }}$ Rising Edge | $\mathrm{t}_{11}$ | 20 |  |  | ns |
| $\overline{\text { CLR Pulse Width Low }}$ | $\mathrm{t}_{12}$ | 10 |  |  | ns |
| SCLK Falling Edge to $\overline{\text { LDAC }}$ Falling Edge | $\mathrm{t}_{13}$ | 10 |  |  | ns |
| $\overline{\mathrm{CLR}}$ Pulse Activation Time | $\mathrm{t}_{14}$ | 10.6 |  |  | $\mu \mathrm{s}$ |

[^2]

Figure 2. Serial Write Operation

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 5.

| Parameter | Rating |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ to GND | -0.3 V to +7 V |
| Digital Input Voltage to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {OUT }} \mathrm{x}$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| $\mathrm{~V}_{\text {REF }} \mathrm{x}$ to GND | -0.3 V to $\mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Operating Temperature Range |  |
| $\quad$ Industrial | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature ( $\mathrm{T}_{\text {J MAX }}$ ) | $+150^{\circ} \mathrm{C}$ |
| TSSOP Package |  |
| $\quad$ Power Dissipation | $\left(\mathrm{T}_{J \mathrm{MAX}}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$ |
| $\theta_{\text {JA }}$ Thermal Impedance | $150.4^{\circ} \mathrm{C} / \mathrm{W}$ |
| Reflow Soldering Peak Temperature |  |
| SnPb | $240^{\circ} \mathrm{C}$ |
| Pb-Free | $260^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 3. Pin Configuration

Table 6. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\text { LDAC }}$ | Load DAC. Logic input. This is used to update the DAC register and, consequently, the analog outputs. When tied permanently low, the addressed DAC register is updated on the falling edge of the $32^{\text {nd }}$ clock. If $\overline{\mathrm{LDAC}}$ is held high during the write cycle, the addressed DAC input shift register is updated but the output is held off until the falling edge of $\overline{\mathrm{LDAC}}$. In this mode, all analog outputs can be updated simultaneously on the falling edge of $\overline{\mathrm{LDAC}}$. |
| 2 | $\overline{\text { SYNC }}$ | Active Low Control Input. This is the frame synchronization signal for the input data. When $\overline{\text { SYNC }}$ goes low, it powers on the SCLK and DIN buffers and enables the shift register. Data is transferred in on the falling edges of the next 32 clocks. If $\overline{\mathrm{SYNC}}$ is taken high before the $32^{\text {nd }}$ falling edge, the rising edge of $\overline{\text { SYNC }}$ acts as an interrupt, and the write sequence is ignored by the device. |
| 3 | $V_{D D}$ | Power Supply Input. The AD5066 can be operated from 2.7 V to 5.5 V . Decouple the supply with a $10 \mu \mathrm{~F}$ capacitor in parallel with a $0.1 \mu \mathrm{~F}$ capacitor to GND. |
| 4 | $V_{\text {REF }} \mathrm{B}$ | External Reference Voltage Input for DAC B. |
| 5 | $V_{\text {REF }} \mathrm{A}$ | External Reference Voltage Input for DAC A. |
| 6 | $\mathrm{V}_{\text {OUT }} \mathrm{A}$ | Unbuffered Analog Output Voltage from DAC A. |
| 7 | $\mathrm{V}_{\text {OUT }} \mathrm{C}$ | Unbuffered Analog Output Voltage from DAC C. |
| 8 | POR | Power-On Reset Pin. Tying this pin to GND powers the DAC outputs to zero scale on power-up. Tying this pin to $V_{D D}$ powers the DAC outputs to midscale. |
| 9 | $\mathrm{V}_{\text {REF }} \mathrm{C}$ | External Reference Voltage Input for DAC C. |
| 10 | $\overline{\mathrm{CLR}}$ | Asynchronous Clear Input. The $\overline{C L R}$ input is falling edge sensitive. When $\overline{\mathrm{CLR}}$ is low, all $\overline{\mathrm{LDAC}}$ pulses are ignored. When $\overline{\mathrm{CLR}}$ is activated, the input register and the DAC register are updated with the data contained in the $\overline{\mathrm{CLR}}$ code register-zero, midscale, or full scale. Default setting clears the output to 0 V . |
| 11 | $V_{\text {REF }} \mathrm{D}$ | External Reference Voltage Input for DAC D. |
| 12 | $V_{\text {OUT }} \mathrm{D}$ | Unbuffered Analog Output Voltage from DAC D. |
| 13 | $\mathrm{V}_{\text {OUT }} \mathrm{B}$ | Unbuffered Analog Output Voltage from DAC B. |
| 14 | GND | Ground Reference Point for All Circuitry on the Part. |
| 15 | DIN | Serial Data Input. This device has a 32-bit shift register. Data is clocked into the register on the falling edge of the serial clock input. |
| 16 | SCLK | Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. Data can be transferred at rates of up to 50 MHz . |

## AD5066

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 4. INL Error vs. Code


Figure 5. DNL Error vs. Code


Figure 6. Total Unadjusted Error vs. Code


Figure 7. INL vs. Reference Input Voltage


Figure 8. DNL vs. Reference Input Voltage


Figure 9. Total Unadjusted Error vs. Reference Input Voltage


Figure 10. Gain Error Vs. Reference Input Voltage


Figure 11. Zero-Code Error Vs. Reference Input Voltage


Figure 12. INL vs. Temperature


Figure 13. DNL vs. Temperature


Figure 14. Total Unadjusted Error vs. Temperature


Figure 15. Zero-Code Error vs. Temperature

## AD5066



Figure 16. Gain Error vs. Temperature


Figure 17. Gain Error and Full-Scale Error vs. Supply Voltage


Figure 18. Zero-Code Error vs. Supply Voltage


Figure 19. $I_{D D}$ Histogram $V_{D D}=5.5 \mathrm{~V}$


Figure 20. I $I_{D D}$ Power-Down Histogram


Figure 21. I ${ }_{D D}$ vs. Code


Figure 22. $I_{D D}$ vs. Temperature


Figure 23. I $I_{D D}$ vs. Supply Voltage


Figure 24. I ${ }_{D D}$ vs. Digital Input Voltage


Figure 25. Settling Time


Figure 26. POR to 0 V


Figure 27. POR to MS

## AD5066



Figure 28. Exiting PD to MS


Figure 29. Glitch


Figure 30. Analog Crosstalk


Figure 31. Digital Crosstalk


Figure 32. DAC-to-DAC Crosstalk


Figure 33. 1/f Noise


Figure 34. Total Harmonic Distortion


Figure 35. Hardware $\overline{C L R}$


Figure 36. Slew Rate


Figure 37. Glitch Upon Entering Power Down


Figure 38. Glitch Upon Exiting Power Down

## AD5066

## TERMINOLOGY

## Relative Accuracy or Integral Nonlinearity (INL)

Relative accuracy or INL is a measure of the maximum deviation in LSBs from a straight line passing through the endpoints of the DAC transfer function. Figure 4, Figure 5, and Figure 6 show typical INL vs. code plots.

## Differential Nonlinearity (DNL)

DNL is the difference between the measured change and the ideal 1 LSB change between any two adjacent codes. A specified differential nonlinearity of $\pm 1$ LSB maximum ensures monotonicity. Figure 7, Figure 8, and Figure 9 show typical DNL vs. code plots.

## Zero-Code Error

Zero-code error is a measure of the output error when zero code ( $0 \times 0000$ ) is loaded into the DAC register. Ideally, the output should be 0 V . The zero-code error is always positive in the AD5066, because the output of the DAC cannot go below 0 V . Zero-code error is expressed in millivolts. Figure 17 shows a typical zero-code error vs. supply voltage plot.

## Gain Error

Gain error is a measure of the span error of the DAC. It is the deviation in slope of the DAC transfer characteristic from the ideal, expressed as a percentage of the full-scale range.

## Gain Error Drift

Gain error drift is a measure of the change in gain error with changes in temperature. It is expressed in (ppm of full-scale range) $/{ }^{\circ} \mathrm{C}$.

## Zero-Code Error Drift

Zero-code error drift is a measure of the change in zero-code error with a change in temperature. It is expressed in microvolts per degrees Celsius.

## Full-Scale Error

Full-scale error is a measure of the output error when a fullscale code ( 0 xFFFF ) is loaded into the DAC register. Ideally, the output should be $\mathrm{V}_{\text {REF }}-1$ LSB. Full-scale error is expressed as a percentage of the full-scale range.

## Digital-to-Analog Glitch Impulse

Digital-to-analog glitch impulse is the impulse injected into the analog output when the input code in the DAC register changes state. It is normally specified as the area of the glitch in nanovolts per second and is measured when the digital input code is changed by 1 LSB at the major carry transition (0x7FFF to 0x8000). See Figure 28.
DC Power Supply Rejection Ratio (PSRR)
DC PSRR indicates how the output of the DAC is affected by changes in the supply voltage. DC PSRR is the ratio of the change in $V_{\text {OUT }}$ to a change in $V_{D D}$ for full-scale output of the DAC. It is measured in decibels.

## DC Crosstalk

DC crosstalk is the dc change in the output level of one DAC in response to a change in the output of another DAC. It is measured with a full-scale output change on one DAC (or soft power-down and power-up) while monitoring another DAC kept at midscale. It is expressed in microvolts.

## Reference Feedthrough

Reference feedthrough is the ratio of the amplitude of the signal at the DAC output to the reference input when the DAC output is not being updated (that is, $\overline{\text { LDAC }}$ is high). It is expressed in decibels.

## Digital Feedthrough

Digital feedthrough is a measure of the impulse injected into the analog output of a DAC from the digital input pins of the device but is measured when the DAC is not being written to (SYNC held high). It is specified in nanovolts per second and measured with one simultaneous DIN and SCLK pulse loaded to the DAC.

## Digital Crosstalk

Digital crosstalk is the glitch impulse transferred to the output of one DAC at midscale in response to a full-scale code change (all 0 s to all $1 s$ or vice versa) in the input register of another DAC. It is measured in standalone mode and is expressed in nanovolts per second.

## Analog Crosstalk

Analog crosstalk is the glitch impulse transferred to the output of one DAC due to a change in the output of another DAC. It is measured by loading one of the input registers with a full-scale code change (all 0 s to all 1 s or vice versa) while keeping $\overline{\text { LDAC }}$ high and then pulsing $\overline{\mathrm{LDAC}}$ low and monitoring the output of the DAC whose digital code has not changed. The area of the glitch is expressed in nanovolts per second.

## DAC-to-DAC Crosstalk

DAC-to-DAC crosstalk is the glitch impulse transferred to the output of one DAC due to a digital code change and subsequent output change of another DAC. This includes both digital and analog crosstalk. It is measured by loading one of the DACs with a full-scale code change (all 0 s to all $1 s$ or vice versa) with $\overline{\text { LDAC }}$ low and monitoring the output of another DAC. The energy of the glitch is expressed in nanovolts per second.
Total Harmonic Distortion (THD)
THD is the difference between an ideal sine wave and its attenuated version using the DAC. The sine wave is used as the reference for the DAC, and the THD is a measure of the harmonics present on the DAC output. It is measured in decibels.

## THEORY OF OPERATION

## DIGITAL-TO-ANALOG CONVERTER

The AD5066 is a quad 16 -bit, serial input, voltage output nanoDAC. The part operates from supply voltages of 2.7 V to 5.5 V. Data is written to the AD5066 in a 32 -bit word format via a 3-wire serial interface. The AD5066 incorporates a power-on reset circuit to ensure the DAC output powers up to a known output state. The devices also have a software power-down mode that reduces the typical current consumption to typically 400 nA .
Because the input coding to the DAC is straight binary, the ideal output voltage when using an external reference is given by

$$
V_{O U T}=V_{\text {REFIN }} \times\left(\frac{D}{2^{N}}\right)
$$

where:
$D$ is the decimal equivalent of the binary code that is loaded to the DAC register (0 to 65,535 ).
$N$ is the DAC resolution.

## DAC ARCHITECTURE

The DAC architecture of the AD5066 consists of two matched DAC sections. A simplified circuit diagram is shown in Figure 39. The four MSBs of the 16-bit data word are decoded to drive 15 switches, E1 to E15. Each of these switches connects one of 15 matched resistors to either GND or the $V_{\text {ref }}$ buffer output. The remaining 12 bits of the data word drive the S 0 to S11 switches of a 12 -bit voltage mode R-2R ladder network.


Figure 39. DAC Ladder Structure

## REFERENCE BUFFER

The AD5066 operates with an external reference. Each of the four on-board DACs has a dedicated voltage reference pin that is buffered. The reference input pin has an input range of 2 V to $\mathrm{V}_{\mathrm{DD}}-0.4 \mathrm{~V}$. This input voltage is then used to provide a buffered reference for the DAC core.

## SERIAL INTERFACE

The AD5066 has a 3-wire serial interface ( $\overline{\text { SYNC, SCLK, and }}$ DIN) that is compatible with SPI, QSPI, MICROWIRE, and most DSP interface standards. See Figure 2 for a timing diagram of a typical write sequence.

## INPUT SHIFT REGISTER

The input shift register is 32 bits wide (see Figure 40). The first four bits are don't cares. The next four bits are the command bits, C3 to C0 (see Table 7), followed by the 4-bit DAC address bits, A3 to A0 (see Table 8), and finally the bit data-word. The data-word comprises of a 16-bit input code followed by four don't care bits (see Figure 40). These data bits are transferred to the Input register on the $32^{\text {nd }}$ falling edge of SCLK. Commands can be executed on individually selected DAC channels or on all DACs.

Table 7. Command Definitions

| Command |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{C 3}$ | $\mathbf{C 2}$ | $\mathbf{C 1}$ | C0 | Description |
| 0 | 0 | 0 | 0 | Write to Input Register n <br> 0 |
| 0 | 0 | 1 | Transfer contents of Input Register n to <br> DAC Register n |  |
| 0 | 0 | 1 | 0 | Write to Input Register n and update all <br> DAC Registers |
| 0 | 0 | 1 | 1 | Write to Input Register n and update <br> DAC Register n |
| 0 | 1 | 0 | 0 | Power down/power up DAC <br> 0 |
| 0 | 1 | 0 | 1 | Load clear code register |
| 0 | 1 | 1 | 0 | Load $\overline{\text { LDAC register }}$ |
| 0 | 1 | 1 | 1 | Reset (power-on reset) |
| 1 | 0 | 0 | 0 | Reserved |
| 1 | 0 | 0 | 1 | Reserved |
| 1 | 1 | 1 | 1 | Reserved |

Table 8. DAC Input Register Address Bits

| Address (n) |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| A3 | A2 | A1 |  | Selected DAC Channel |
| 0 | 0 | 0 | 0 | DAC A |
| 0 | 0 | 0 | 1 | DAC B |
| 0 | 0 | 1 | 0 | DAC C |
| 0 | 0 | 1 | 1 | DAC D |
| 1 | 1 | 1 | 1 | All DACs |



Figure 40. Input Shift Register Content

## AD5066

The write sequence begins by bringing the $\overline{\mathrm{SYNC}}$ line low. Bringing the $\overline{\text { SYNC }}$ line low enables the DIN and SCLK input buffers. Data from the DIN line is clocked into the 32-bit shift register on the falling edge of SCLK. The serial clock frequency can be as high as 50 MHz , making the AD5066 compatible with high speed DSPs. On the $32^{\text {nd }}$ falling clock edge, the last data bit is clocked in, and the programmed function is executed, that is, a change in the input register contents (see Table 8) and/or a change in the mode of operation. At this stage, the $\overline{\text { SYNC }}$ line can be kept low or be brought high. In either case, it must be brought high for a minimum of $2 \mu \mathrm{~s}$ (single-channel update, see the $\mathrm{t}_{8}$ parameter in Table 4) before the next write sequence so that a falling edge of $\overline{S Y N C}$ can initiate the next write sequence. Idle $\overline{\text { SYNC }}$ high between write sequences for even lower power operation of the part.

## $\overline{\text { SYNC }}$ Interrupt

In a normal write sequence, the $\overline{\text { SYNC }}$ line is kept low for at least 32 falling edges of SCLK, and the DAC is updated on the $32^{\text {nd }}$ falling edge. However, if $\overline{\text { SYNC }}$ is brought high before the $32^{\text {nd }}$ falling edge, this acts as an interrupt to the write sequence. The input shift register is reset, and the write sequence is seen as invalid. Neither an update of the DAC register contents nor a change in the operating mode occurs (see Figure 42).

## Power-Down Modes

The AD5066 can be configured through software, in one of four different modes: normal mode (default) and three separate power-down modes (see Table 9). Any or all DACs can be powered down. Command 0100 is reserved for the powerdown function (see Table 7). These power-down modes are software-programmable by setting two bits, Bit DB9 and Bit DB8, in the input shift register. Table 9 shows how the state of the bits corresponds to the mode of operation of the device. Any or all DACs (DAC A to DAC D) can be powered down to the selected mode by setting the corresponding four bits (DB3, DB2, DB1, DB0) to 1 . See Table 10 for the contents of the input shift register during power-down/power-up operation.

When Bit DB9 and Bit DB8 in the control register are set to 0 , the part is configured in normal mode with its normal power consumption of 2.5 mA at 5 V . However, for the three powerdown modes, the supply current falls to $0.4 \mu \mathrm{~A}$ if all the channels are powered down. Not only does the supply current fall, but the output pin is also internally switched from the output of the DAC to a resistor network of known values. This has the advantage that the output impedance of the part is known while the part is in power-down mode. There are three different options: the output is connected internally to GND through either a $1 \mathrm{k} \Omega$ or a $100 \mathrm{k} \Omega$ resistor, or it is left open-circuited (three-state). The output stage is illustrated in Figure 41.


Figure 41. Output Stage During Power-Down Mode
The bias generator, DAC core, and other associated linear circuitry are shut down when all channels are powered down. However, the contents of the DAC register are unaffected when in power-down mode. The time to exit power-down mode is typically $2.9 \mu$ (see Figure 27).
Table 9. Modes of Operation

| DB9 | DB8 | Operating Mode |
| :--- | :--- | :--- |
| 0 | 0 | Normal operation |
|  |  | Power-down modes |
| 0 | 1 | $1 \mathrm{k} \Omega$ to GND |
| 1 | 0 | $100 \mathrm{k} \Omega$ to GND |
| 1 | 1 | Three-state |



Figure 42. $\overline{\text { SYNC }}$ Interrupt Facility

## AD5066

## POWER-ON RESET

The AD5066 contains a power-on reset circuit that controls the output voltage during power-up. By connecting the POR pin low, the AD5066 output powers up to 0 V ; by connecting the POR pin high, the AD5066 output powers up to midscale. The output remains powered up at this level until a valid write sequence is made to the DAC. This is useful in applications
where it is important to know the state of the output of the DAC while it is in the process of powering up. There is also a software executable reset function that resets the DAC to the power-on reset code. Command 0111 is reserved for this reset function (see Table 7). Any events on $\overline{\mathrm{LDAC}}$ or $\overline{\mathrm{CLR}}$ during power-on reset are ignored.

Table 10. 32-Bit Input Shift Register Contents for Power-Up/Power-Down Function

| MSB |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 to DB28 | DB27 | DB26 | DB25 | DB24 | DB23 to DB20 | DB10 to DB19 | DB9 | DB8 | DB4 to DB7 | DB3 | DB2 | DB1 | DB0 |
| X | 0 | 1 | 0 | 0 | X | X | PD1 | PD0 | X | DAC D | DAC C | DAC B | DAC A |
| Don't cares | Command bits (C2 to C0) |  |  |  | Address bits (A3 to A0)don't cares | Don't cares | Power-down mode |  | Don't cares | Power-down/power-up channel selection-set bit to 1 to select |  |  |  |

## AD5066

## CLEAR CODE REGISTER

The AD5066 has a hardware $\overline{\mathrm{CLR}}$ pin that is an asynchronous clear input. The $\overline{\mathrm{CLR}}$ input is falling edge sensitive. Bringing the $\overline{\mathrm{CLR}}$ line low clears the contents of the input register and the DAC registers to the data contained in the user-configurable $\overline{\mathrm{CLR}}$ register and sets the analog outputs accordingly (see Table 11). This function can be used in system calibration to load zero scale, midscale, or full scale to all channels together. These clear code values are user-programmable by setting two bits, Bit DB1 and Bit DB0, in the control register (see Table 11). The default setting clears the outputs to 0 V . Command 0101 is reserved for loading the clear code register (see Table 7).

Table 11. Clear Code Register

| DB1 (CR1) | DB0 (CRO) | Clears to Code |
| :--- | :--- | :--- |
| 0 | 0 | $0 \times 0000$ |
| 0 | 1 | $0 \times 8000$ |
| 1 | 0 | $0 \times$ FFFF |
| 1 | 1 | No operation |

The part exits clear code mode on the $32^{\text {nd }}$ falling edge of the next write to the part. If $\overline{\mathrm{CLR}}$ is activated during a write sequence, the write is aborted.
The $\overline{\mathrm{CLR}}$ pulse activation time (the falling edge of $\overline{\mathrm{CLR}}$ to when the output starts to change) is typically $10.6 \mu \mathrm{~s}$. See Table 13 for contents of the input shift register during the loading clear code register operation.

## LDAC FUNCTION

## Hardware $\overline{\text { LDAC }}$ Pin

The outputs of all DACs can be updated simultaneously using the hardware LDAC pin, as shown in Figure 2. There are two methods of using the hardware LDAC pin: synchronously (LDAC permanently low) and asynchronously ( $\overline{\mathrm{LDAC}}$ pulsed).

Synchronous $\overline{\text { LDAC }}: \overline{\mathrm{LDAC}}$ is held permanently low. After new data is read, the DAC registers are updated on the falling edge of the $32^{\text {nd }}$ SCLK pulse, provided $\overline{\text { LDAC }}$ is held low.
Asynchronous $\overline{\mathrm{LDAC}}: \overline{\mathrm{LDAC}}$ is held high then pulsed low to update. The outputs are not updated at the same time that the input registers are written to. When $\overline{\mathrm{LDAC}}$ is pulsed low, the DAC registers are updated with the contents of the input registers.
Command 0001, 0010 and 0011 (see Table 7) update the DAC Register/Registers, regardless of the level of the $\overline{\text { LDAC }}$ pin

## Software $\overline{\text { LDAC }}$ Function

Writing to the DAC using Command 0110 loads the 4 -bit $\overline{\text { LDAC }}$ register (DB3 to DB0). The default for each channel is 0 ; that is, the $\overline{\text { LDAC }}$ pin works normally. Setting the bits to 1 updates the DAC channel regardless of the state of the hardware $\overline{\text { LDAC }}_{\text {pin, so the }}$ that it effectively sees the hardware $\overline{\text { LDAC }}_{\text {pin }}$ as being tied low (see Table 12 for the LDAC register mode of operation.) This flexibility is useful in applications where the user wants to simultaneously update select channels while the remainder of the channels are synchronously updating.

Table 12. Load $\overline{\text { LDAC }}$ Register

| $\overline{\text { LDAC Bits }}$(DB3 to <br> DBO) | $\overline{\text { LDAC }}$ <br> Pin | $\overline{\text { LDAC Operation }}$ |
| :--- | :--- | :--- |
| 0 | $1 / 0$ | Determined by $\overline{\text { LDAC }}$ pin <br> 1 |
| $X^{1}$ | DAC channels update, overrides the $\overline{\text { LDAC }}$ <br> pin; DAC channels see $\overline{\text { LDAC as } 0}$ |  |

${ }^{1} \mathrm{X}=$ don't care.
The $\overline{\text { LDAC }}$ register gives the user extra flexibility and control over the hardware $\overline{\text { LDAC }}$ pin (see Table 14). Setting the $\overline{\text { LDAC }}$ bits (DB0 to DB3) to 0 for a DAC channel means that this channel's update is controlled by the hardware $\overline{\mathrm{LDAC}}$ pin.

Table 13. 32-Bit Input Shift Register Contents for Clear Code Function

| MSB LSB |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 to DB28 | DB27 | DB26 | DB25 | DB24 | DB23 | DB22 | DB21 | DB20 | DB2 to DB19 | DB1 | DB0 |
| X | 0 | 1 | 0 | 1 | X | X | X | X | X | 1/0 | 1/0 |
| Don't cares | Command bits (C3 to C0) |  |  |  | Address bits (A3 to A0) |  |  |  | Don't cares | Clear code register (CR1 to CRO) |  |

Table 14. 32-Bit Input Shift Register Contents for $\overline{\text { LDAC }}$ Overwrite Function

| MSB |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DB31 <br> to DB28 | DB27 | DB26 | DB25 | DB24 | DB23 to DB20 | $\begin{aligned} & \hline \text { DB4 } \\ & \text { to DB19 } \end{aligned}$ | DB3 | DB2 | DB1 | DBO |
| X | 0 | 1 | 1 | 0 | X | X | DACD | DACC | DAC B | DACA |
| Don't cares | Command bits (C3 to C0) |  |  |  | Address bits (A3 to A0)—don't cares | Don't cares | Setting $\overline{\text { LDAC }}$ bit to 1 override $\overline{\text { LDAC }}$ pin |  |  |  |

## POWER SUPPLY BYPASSING AND GROUNDING

When accuracy is important in a circuit, it is helpful to carefully consider the power supply and ground return layout on the board. The printed circuit board containing the AD5066 should have separate analog and digital sections. If the AD5066 is in a system where other devices require an AGND-to-DGND connection, make the connection at one point only and as close as possible to the AD5066.

Bypass the power supply to the AD5066 with $10 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$ capacitors. The capacitors should be physically as close as possible to the device, with the $0.1 \mu \mathrm{~F}$ capacitor, ideally, right up against the device. The $10 \mu \mathrm{~F}$ capacitors are the tantalum bead type. It is important that the $0.1 \mu \mathrm{~F}$ capacitor has low effective series resistance and low effective series inductance, typical of common ceramic types of capacitors. This $0.1 \mu \mathrm{~F}$ capacitor provides a low impedance path to ground for high frequencies caused by transient currents due to internal logic switching.

The power supply line should have as large a trace as possible to provide a low impedance path and reduce glitch effects on the supply line. Shield the clocks and other fast switching digital signals from other parts of the board by digital ground. Avoid crossover of digital and analog signals if possible. When traces cross on opposite sides of the board, ensure that they run at right angles to each other to reduce feedthrough effects through the board. The best board layout technique is the microstrip technique, where the component side of the board is dedicated to the ground plane only, and the signal traces are placed on the solder side. However, this is not always possible with a 2-layer board.

## MICROPROCESSOR INTERFACING

## AD5066 to Blackfin ${ }^{\otimes}$ ADSP-BF53X Interface

Figure 43 shows a serial interface between the AD5066 and the Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x processor family incorporates two dual-channel synchronous serial ports, SPORT1 and SPORT0, for serial and multiprocessor communications. Using SPORT0 to connect to the AD5066, the setup for the interface is as follows: DT0PRI drives the DIN pin of the AD5066, TSCLK0 drives the SCLK of the parts, and TFS0 drives SYNC.

*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 43. AD5066 to Blackfin ADSP-BF53X Interface

## AD5066 to 68HC1 1/68L11 Interface

Figure 44 shows a serial interface between the AD5066 and the $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ microcontroller. SCK of the $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ drives the SCLK of the AD5066, and the MOSI output drives DIN of the DAC. A port line (PC7) drives the $\overline{\text { SYNC }}$ signal.

*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 44. AD5066 to 68HC11/68L11 Interface
The setup conditions for correct operation of this interface are as follows: The $68 \mathrm{HC11/68L11}$ is configured with its CPOL bit as 0 , and the CPHA bit as 1 . When data is being transmitted to the DAC, the $\overline{\text { SYNC }}$ line is taken low (PC7). When the $68 \mathrm{HC11/}$ 68 L 11 is configured as described previously, data appearing on the MOSI output is valid on the falling edge of SCK. Serial data from the $68 \mathrm{HC} 11 / 68 \mathrm{~L} 11$ is transmitted in 8 -bit bytes with only eight falling clock edges occurring in the transmit cycle. Data is transmitted MSB first. To load data to the AD5066, PC7 is left low after the first eight bits are transferred, and a second serial write operation is performed to the DAC. PC7 is taken high at the end of this procedure.

## AD5066

## AD5066 to 80C51/80L51 Interface

Figure 45 shows a serial interface between the AD5066 and the 80C51/80L51 microcontroller. The setup for the interface is as follows: TxD of the 80C51/80L51 drives SCLK of the AD5066, RxD drives DIN on the AD5066, and a bit-programmable pin on the port (P3.3) drives the $\overline{\mathrm{SYNC}}$ signal. When data is to be transmitted to the AD5066, P3.3 is taken low. The 80C51/80L51 transmit data in 8-bit bytes only; thus, only eight falling clock edges occur in the transmit cycle. To load data to the DAC, P3.3 is left low after the first eight bits are transmitted, and a second, third, and fourth write cycle is initiated to transmit the second, third, and fourth byte of data. P3.3 is taken high following the completion of this cycle. The 80C51/80L51 output the serial data in a format that has the LSB first. The AD5066 must receive data with the MSB first. The 80C51/80L51 transmit routine should take this into account.


## AD5066 to MICROWIRE Interface

Figure 46 shows an interface between the AD5066 and any MICROWIRE-compatible device. Serial data is clocked into the AD5066 on the falling edge of the SCLK.

*ADDITIONAL PINS OMITTED FOR CLARITY.
Figure 46. AD5066 to MICROWIRE Interface

## APPLICATIONS INFORMATION

## USING A REFERENCE AS A POWER SUPPLY

Because the supply current required by the AD5066 is extremely low, an alternative option is to use a voltage reference to supply the required voltage to the parts (see Figure 47). This is especially useful if the power supply is quite noisy or if the system supply voltages are at some value other than 5 V or 3 V , for example, 15 V . The voltage reference outputs a steady supply voltage for the AD5066. If the low dropout REF195 is used, it must supply 2.5 mA of current to the AD5066 with no load on the output of the DAC.


Figure 47. REF195 as a Power Supply to the AD5066

## BIPOLAR OPERATION

The AD5066 has been designed for single-supply operation, but a bipolar output range is also possible using the circuit in Figure 48. The circuit gives an output voltage range of $\pm 5 \mathrm{~V}$. Rail-to-rail operation at the amplifier output is achieved using an AD8638 or AD8639 the output amplifier.
The output voltage for any input code can be calculated as follows:

$$
V_{O}=\left[V_{D D} \times\left(\frac{D}{65,536}\right) \times\left(\frac{R 1+R 2}{R 1}\right)-V_{D D} \times\left(\frac{R 2}{R 1}\right)\right]
$$

where:
$D=$ the input code in decimal ( 0 to 65,535 ).
$V_{D D}=5 \mathrm{~V}$.
$R 1=R 2=10 \mathrm{k} \Omega$.
$V_{O}=\left(\frac{10 \times D}{65,536}\right)-5 \mathrm{~V}$
This is an output voltage range of $\pm 5 \mathrm{~V}$, with $0 \times 0000$ corresponding to a -5 V output, and 0 xFFFF corresponding to a +5 V output.


Figure 48. Bipolar Operation with the AD5066

## USING THE AD5066 WITH A GALVANICALLY ISOLATED INTERFACE

In process control applications in industrial environments, it is often necessary to use a galvanically isolated interface to protect and isolate the controlling circuitry from any hazardous common-mode voltages that can occur in the area where the DAC is functioning. $i$ Coupler ${ }^{\ominus}$ provides isolation in excess of 2.5 kV . The AD5066 uses a 3-wire serial logic interface, so the ADuM1300 three-channel digital isolator provides the required isolation (see Figure 49). The power supply to the part also needs to be isolated, which is done by using a transformer. On the DAC side of the transformer, a 5 V regulator provides the 5 V supply required for the AD5066.


Figure 49. AD5066 with a Galvanically Isolated Interface

## AD5066

## OUTLINE DIMENSIONS



## ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package <br> Option | Power-On <br> Reset to Code | Accuracy | Resolution |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5066BRUZ $_{\text {AD5066BRUZ-REEL7 }}$ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -Lead TSSOP | RU-16 | Zero | $\pm 1 \mathrm{LSB}$ INL | 16 bits |
| AD5066ARUZ | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | 16 -Lead TSSOP | RU-16 | Zero | $\pm 1 \mathrm{LSB}$ INL | 16 bits |
| AD5066ARUZ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $16-$ Lead TSSOP | RU-16 | Zero | $\pm 4 \mathrm{LSB}$ INL | 16 bits |

${ }^{1} Z=$ RoHS Compliant Part.

|  |
| :---: |
| AD5066 |

NOTES

## AD5066

## NOTES


[^0]:    ${ }^{1}$ Temperature range is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $25^{\circ} \mathrm{C}$.
    ${ }^{2}$ Linearity calculated using a code range of 0 to 65,535 ; output unloaded.
    ${ }^{3}$ Guaranteed by design and characterization; not production tested.
    ${ }^{4}$ Time taken to exit power-down mode and enter normal mode, $32^{\text {nd }}$ clock edge to $90 \%$ of DAC midscale value, output unloaded.
    ${ }^{5}$ Current flowing into individual digital pins. $\mathrm{V}_{\mathrm{DD}}=5.5 \mathrm{~V}$; $\mathrm{V}_{\text {REF }}=4.096 \mathrm{~V}$; Code $=$ midscale.
    ${ }^{6}$ Interface inactive. All DACs active. DAC outputs unloaded.
    ${ }^{7}$ All four DACs powered down.

[^1]:    ${ }^{1}$ Temperature range is $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$, typical at $+25^{\circ} \mathrm{C}$.
    ${ }^{2}$ See the Terminology section.
    ${ }^{3}$ Guaranteed by design and characterization; not production tested.

[^2]:    ${ }^{1}$ Maximum SCLK frequency is 50 MHz . Guaranteed by design and characterization; not production tested.

