74HC4053; 74HCT4053

Triple 2-channel analog multiplexer/demultiplexer Rev. 8 — 19 July 2012

Product data sheet

General description 1.

The 74HC4053; 74HCT4053 is a high-speed Si-gate CMOS device and is pin compatible with the HEF4053B. It is specified in compliance with JEDEC standard no. 7A.

The 74HC4053; 74HCT4053 is triple 2-channel analog multiplexer/demultiplexer with a common enable input (E). Each multiplexer/demultiplexer has two independent inputs/outputs (nY0 and nY1), a common input/output (nZ) and three digital select inputs (Sn). With E LOW, one of the two switches is selected (low-impedance ON-state) by S1 to S3. With E HIGH, all switches are in the high-impedance OFF-state, independent of S1 to S3.

 V_{CC} and GND are the supply voltage pins for the digital control inputs (S0 to S2, and \overline{E}). The V_{CC} to GND ranges are 2.0 V to 10.0 V for 74HC4053 and 4.5 V to 5.5 V for 74HCT4053. The analog inputs/outputs (nY0 to nY1, and nZ) can swing between V_{CC} as a positive limit and V_{EE} as a negative limit. $V_{CC} - V_{EE}$ may not exceed 10.0 V.

For operation as a digital multiplexer/demultiplexer, VEE is connected to GND (typically ground).

Features and benefits 2.

- Wide analog input voltage range from -5 V to +5 V
- Low ON resistance:
 - 80 Ω (typical) at $V_{CC} V_{EE} = 4.5 \text{ V}$
 - 70 Ω (typical) at V_{CC} V_{FF} = 6.0 V
 - 60 Ω (typical) at $V_{CC} V_{EE} = 9.0 \text{ V}$
- Logic level translation: to enable 5 V logic to communicate with ±5 V analog signals
- Typical 'break before make' built-in
- ESD protection:
 - ◆ HBM JESD22-A114F exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101E exceeds 1000 V
- Multiple package options
- Specified from -40 °C to +85 °C and -40 °C to +125 °C



3. Applications


- Analog multiplexing and demultiplexing
- Digital multiplexing and demultiplexing
- Signal gating


4. Ordering information

Table 1. Ordering information

| 74HC4053N 74HCT4053N 74HCT4053D 74HCT4053D 74HC4053DB | Package | | | | | | |
|---|---|----------|--|----------|--|--|--|
| | Temperature range | Name | Description | Version | | | |
| 74HC4053N | –40 °C to +125 °C | DIP16 | plastic dual in-line package; 16 leads (300 mil) | SOT38-4 | | | |
| 74HCT4053N | | | | | | | |
| 74HC4053D | –40 °C to +125 °C | SO16 | plastic small outline package; 16 leads; | SOT109-1 | | | |
| 74HCT4053D | | | body width 3.9 mm | | | | |
| 74HC4053DB | –40 °C to +125 °C | SSOP16 | plastic shrink small outline package; 16 leads; | SOT338-1 | | | |
| 74HCT4053DB | | | body width 5.3 mm | | | | |
| 74HC4053PW | $-40~^{\circ}\text{C}$ to +125 $^{\circ}\text{C}$ | TSSOP16 | plastic thin shrink small outline package; 16 leads; | SOT403-1 | | | |
| 74HCT4053PW | | | body width 4.4 mm | | | | |
| 74HC4053BQ | –40 °C to +125 °C | DHVQFN16 | plastic dual in-line compatible thermal enhanced very | SOT763-1 | | | |
| 74HCT4053BQ | | | thin quad flat package; no leads; 16 terminals; body $2.5 \times 3.5 \times 0.85$ mm | | | | |


5. Functional diagram






74HC_HCT4053

All information provided in this document is subject to legal disclaimers.



6. Pinning information

6.1 Pinning



6.2 Pin description

Table 2. Pin description

| Symbol | Pin | Description |
|-----------------|-----------|-----------------------------|
| Ē | 6 | enable input (active LOW) |
| V _{EE} | 7 | supply voltage |
| GND | 8 | ground supply voltage |
| S1, S2, S3 | 11, 10, 9 | select input |
| 1Y0, 2Y0, 3Y0 | 12, 2, 5 | independent input or output |
| 1Y1, 2Y1, 3Y1 | 13, 1, 3 | independent input or output |
| 1Z, 2Z, 3Z | 14, 15, 4 | common output or input |
| V _{CC} | 16 | supply voltage |

7. Functional description

Table 3. Function table [1]

| Inputs | | Channel on |
|--------|----|--------------|
| Ē | Sn | |
| L | L | nY0 to nZ |
| L | Н | nY1 to nZ |
| Н | X | switches off |

^[1] H = HIGH voltage level; L = LOW voltage level; X = don't care.

8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V_{SS} = 0 V (ground).

| Symbol | Parameter | Conditions | Min | Max | Unit |
|------------------|-------------------------|--|-----------------|-------|------|
| V_{CC} | supply voltage | | <u>[1]</u> –0.5 | +11.0 | V |
| I _{IK} | input clamping current | $V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$ | - | ±20 | mA |
| I _{SK} | switch clamping current | $V_{SW} < -0.5 \ V$ or $V_{SW} > V_{CC}$ + 0.5 V | - | ±20 | mA |
| I _{SW} | switch current | $-0.5 \text{ V} < \text{V}_{\text{SW}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$ | - | ±25 | mA |
| I _{EE} | supply current | | - | ±20 | mA |
| I _{CC} | supply current | | - | 50 | mA |
| I _{GND} | ground current | | - | -50 | mA |
| T _{stg} | storage temperature | | - 65 | +150 | °C |
| P _{tot} | total power dissipation | DIP16 package | [2] _ | 750 | mW |
| | | SO16, (T)SSOP16, and DHVQFN16 package | [3] - | 500 | mW |
| Р | power dissipation | per switch | - | 100 | mW |

^[1] To avoid drawing V_{CC} current out of terminal nZ, when switch current flows into terminals nYn, the voltage drop across the bidirectional switch must not exceed 0.4 V. If the switch current flows into terminal nZ, no V_{CC} current will flow out of terminals nYn, and in this case there is no limit for the voltage drop across the switch, but the voltages at nYn and nZ may not exceed V_{CC} or V_{EE} .

74HC_HCT4053

^[2] For DIP16 packages: above 70 $^{\circ}$ C the value of P_{tot} derates linearly with 12 mW/K.

[3] For SO16 packages: above 70 °C the value of P_{tot} derates linearly with 8 mW/K. For SSOP16 and TSSOP16 packages: above 60 °C the value of P_{tot} derates linearly with 5.5 mW/K. For DHVQFN16 packages: above 60 °C the value of P_{tot} derates linearly with 4.5 mW/K.

9. Recommended operating conditions

Table 5. Recommended operating conditions

| Symbol | Parameter | Conditions | 7 | 74HC405 | 53 | 7 | 4HCT40 | 53 | Unit |
|------------------|--------------------------------|--|----------|---------|----------|----------|--------|----------|------|
| | | | Min | Тур | Max | Min | Тур | Max | |
| V _{CC} | supply voltage | see <u>Figure 7</u> and <u>Figure 8</u> | ' | | | | | | ' |
| | | V _{CC} – GND | 2.0 | 5.0 | 10.0 | 4.5 | 5.0 | 5.5 | V |
| | | $V_{CC} - V_{EE}$ | 2.0 | 5.0 | 10.0 | 2.0 | 5.0 | 10.0 | V |
| VI | input voltage | | GND | - | V_{CC} | GND | - | V_{CC} | V |
| V_{SW} | switch voltage | | V_{EE} | - | V_{CC} | V_{EE} | - | V_{CC} | V |
| T _{amb} | ambient temperature | | -40 | +25 | +125 | -40 | +25 | +125 | °C |
| Δt/ΔV | input transition rise and fall | $V_{CC} = 2.0 \text{ V}$ | - | - | 625 | - | - | - | ns/V |
| | rate | $V_{CC} = 4.5 \text{ V}$ | - | 1.67 | 139 | - | 1.67 | 139 | ns/V |
| | | $V_{CC} = 6.0 \text{ V}$ | - | - | 83 | - | - | - | ns/V |
| | | $V_{CC} = 10.0 \text{ V}$ | - | - | 31 | - | - | - | ns/V |




Fig 7. Guaranteed operating area as a function of the supply voltages for 74HC4053




Fig 8. Guaranteed operating area as a function of the supply voltages for 74HCT4053

10. Static characteristics

R_{ON} resistance per switch for 74HC4053 and 74HCT4053 Table 6.

 $V_I = V_{IH}$ or V_{IL} ; for test circuit see <u>Figure 9</u>.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

For 74HC4053: V_{CC} – GND or V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V. For 74HCT4053: V_{CC} – GND = 4.5 V and 5.5 V, V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|------------------------|--|--------------|-----|-----|------|
| T _{amb} = 25 | 5 °C | | | | | |
| R _{ON(peak)} | ON resistance (peak) | $V_{is} = V_{CC}$ to V_{EE} | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | [1] - | - | - | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 100 | 180 | Ω |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 90 | 160 | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 70 | 130 | Ω |
| R _{ON(rail)} | ON resistance (rail) | $V_{is} = V_{EE}$ | | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 100 \mu\text{A}$ | <u>[1]</u> - | 150 | - | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 80 | 140 | Ω |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 70 | 120 | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 60 | 105 | Ω |
| | | $V_{is} = V_{CC}$ | | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 100 \mu\text{A}$ | <u>[1]</u> - | 150 | - | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 90 | 160 | Ω |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 80 | 140 | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | 65 | 120 | Ω |
| ΔR_{ON} | ON resistance mismatch | $V_{is} = V_{CC}$ to V_{EE} | | | | |
| | between channels | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | <u>[1]</u> - | - | - | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 9 | - | Ω |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 8 | - | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 6 | - | Ω |
| T _{amb} = -4 | 40 °C to +85 °C | | | | | |
| R _{ON(peak)} | ON resistance (peak) | $V_{is} = V_{CC}$ to V_{EE} | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | <u>[1]</u> _ | - | - | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | - | 225 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 200 | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{FF} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | - | 165 | Ω |

Table 6. R_{ON} resistance per switch for 74HC4053 and 74HCT4053 ...continued

 $V_I = V_{IH}$ or V_{IL} ; for test circuit see <u>Figure 9</u>.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

For 74HC4053: V_{CC} – GND or V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

For 74HCT4053: V_{CC} – GND = 4.5 V and 5.5 V, V_{CC} – V_{EE} = 2.0 V, 4.5 V, 6.0 V and 9.0 V.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|----------------------|--|--------------|-----|-----|------|
| R _{ON(rail)} | ON resistance (rail) | $V_{is} = V_{EE}$ | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | <u>[1]</u> - | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 175 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 150 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | - | - | 130 | Ω |
| | $V_{is} = V_{CC}$ | | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | <u>[1]</u> _ | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 200 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 175 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | - | - | 150 | Ω |
| T _{amb} = -4 | 10 °C to +125 °C | | | | | |
| R _{ON(peak)} | ON resistance (peak) | $V_{is} = V_{CC}$ to V_{EE} | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | <u>[1]</u> _ | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 270 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 240 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | - | - | 195 | Ω |
| R _{ON(rail)} | ON resistance (rail) | $V_{is} = V_{EE}$ | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | <u>[1]</u> _ | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 210 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 180 | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V; I_{SW} = 1000 μA | - | - | 160 | Ω |
| | | $V_{is} = V_{CC}$ | | | | |
| | | V_{CC} = 2.0 V; V_{EE} = 0 V; I_{SW} = 100 μA | <u>[1]</u> _ | - | - | Ω |
| | | V_{CC} = 4.5 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 240 | Ω |
| | | V_{CC} = 6.0 V; V_{EE} = 0 V; I_{SW} = 1000 μA | - | - | 210 | Ω |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}; I_{SW} = 1000 \mu\text{A}$ | - | - | 180 | Ω |

^[1] When supply voltages ($V_{CC} - V_{EE}$) near 2.0 V the analog switch ON resistance becomes extremely non-linear. When using a supply of 2 V, it is recommended to use these devices only for transmitting digital signals.




Table 7. Static characteristics for 74HC4053

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|--|------|-----|------|------|
| T _{amb} = 25 | °C | | | | | |
| V_{IH} | HIGH-level input | V _{CC} = 2.0 V | 1.5 | 1.2 | - | V |
| | voltage | V _{CC} = 4.5 V | 3.15 | 2.4 | - | V |
| | | V _{CC} = 6.0 V | 4.2 | 3.2 | - | V |
| | | V _{CC} = 9.0 V | 6.3 | 4.7 | - | V |
| V_{IL} | V _{IL} LOW-level input voltage | V _{CC} = 2.0 V | - | 0.8 | 0.5 | V |
| | | V _{CC} = 4.5 V | - | 2.1 | 1.35 | V |
| | | V _{CC} = 6.0 V | - | 2.8 | 1.8 | V |
| | | V _{CC} = 9.0 V | - | 4.3 | 2.7 | V |
| I _I | input leakage current | $V_{EE} = 0 \text{ V}; V_{I} = V_{CC} \text{ or GND}$ | | | | |
| | | V _{CC} = 6.0 V | - | - | ±0.1 | μА |
| | | V _{CC} = 10.0 V | - | - | ±0.2 | μА |
| I _{S(OFF)} | OFF-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11 | | | | |
| | | per channel | - | - | ±0.1 | μΑ |
| | | all channels | - | - | ±0.1 | μΑ |
| I _{S(ON)} | ON-state leakage current | $V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0$ V; $V_{EE} = 0$ V; see Figure 12 | - | - | ±0.1 | μΑ |

Table 7. Static characteristics for 74HC4053 ...continued

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|--------------------------------------|---------------------------|--|------|-----|-------|------|
| I _{CC} | supply current | V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE} | | | | |
| | | $V_{CC} = 6.0 \text{ V}$ | - | - | 8.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | 16.0 | μΑ |
| Cı | input capacitance | | - | 3.5 | - | рF |
| C _{sw} | switch capacitance | independent pins nYn | - | 5 | - | рF |
| | | common pins nZ | - | 8 | - | рF |
| T _{amb} = -40 | 0 °C to +85 °C | | | | | |
| V _{IH} | HIGH-level input | V _{CC} = 2.0 V | 1.5 | - | - | V |
| | voltage | V _{CC} = 4.5 V | 3.15 | - | - | V |
| | | V _{CC} = 6.0 V | 4.2 | - | - | V |
| | | V _{CC} = 9.0 V | 6.3 | - | - | V |
| V _{IL} | LOW-level input | V _{CC} = 2.0 V | - | - | 0.5 | V |
| | voltage | V _{CC} = 4.5 V | - | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | - | 1.8 | V |
| | | V _{CC} = 9.0 V | - | - | 2.7 | V |
| I _I input leakage current | input leakage current | $V_{EE} = 0 \text{ V}; V_{I} = V_{CC} \text{ or GND}$ | | | | |
| | | V _{CC} = 6.0 V | - | - | ±1.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | ±2.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11 | | | | |
| | | per channel | - | - | ±1.0 | μА |
| | | all channels | - | - | ±1.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | $V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0$ V; $V_{EE} = 0$ V; see Figure 12 | - | - | ±1.0 | μА |
| I _{CC} | supply current | V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE} | | | | |
| | | $V_{CC} = 6.0 \text{ V}$ | - | - | 80.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | 160.0 | μΑ |
| T _{amb} = -40 | 0 °C to +125 °C | | | | | |
| V _{IH} | HIGH-level input | V _{CC} = 2.0 V | 1.5 | - | - | V |
| | voltage | V _{CC} = 4.5 V | 3.15 | - | - | V |
| | | V _{CC} = 6.0 V | 4.2 | - | - | V |
| | | V _{CC} = 9.0 V | 6.3 | - | - | V |
| V _{IL} | LOW-level input | V _{CC} = 2.0 V | - | - | 0.5 | V |
| | voltage | V _{CC} = 4.5 V | - | - | 1.35 | V |
| | | V _{CC} = 6.0 V | - | - | 1.8 | V |
| | | V _{CC} = 9.0 V | | | 2.7 | V |

Table 7. Static characteristics for 74HC4053 ...continued

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

 V_{os} is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|---------------------------|---|-----|-----|-------|------|
| I _I | input leakage current | $V_{EE} = 0 \text{ V}; V_{I} = V_{CC} \text{ or GND}$ | | | | |
| | | V _{CC} = 6.0 V | - | - | ±1.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | ±2.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see <u>Figure 11</u> | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±1.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | $V_I = V_{IH}$ or V_{IL} ; $ V_{SW} = V_{CC} - V_{EE}$; $V_{CC} = 10.0$ V; $V_{EE} = 0$ V; see Figure 12 | - | - | ±1.0 | μΑ |
| I _{CC} | supply current | V_{EE} = 0 V; V_{I} = V_{CC} or GND; V_{is} = V_{EE} or V_{CC} ; V_{os} = V_{CC} or V_{EE} | | | | |
| | | V _{CC} = 6.0 V | - | - | 160.0 | μΑ |
| | | V _{CC} = 10.0 V | - | - | 320.0 | μΑ |

Table 8. Static characteristics for 74HCT4053

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

Vos is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|-----------------------------|--|-----|-----|------|------|
| T _{amb} = 25 | °C | | | | | |
| V _{IH} | HIGH-level input voltage | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | 2.0 | 1.6 | - | V |
| V _{IL} | LOW-level input voltage | V _{CC} = 4.5 V to 5.5 V | - | 1.2 | 0.8 | V |
| I _I | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $V_{EE} = 0$ V | - | - | ±0.1 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11 | | | | |
| | | per channel | - | - | ±0.1 | μΑ |
| | | all channels | - | - | ±0.1 | μΑ |
| I _{S(ON)} | ON-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 12 | - | - | ±0.1 | μА |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE} | | | | |
| | | V _{CC} = 5.5 V; V _{EE} = 0 V | - | - | 8.0 | μΑ |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = -5.0 \text{ V}$ | - | - | 16.0 | μΑ |
| ΔI_{CC} | additional supply current | per input; $V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{EE} = 0 \text{ V}$ | - | 50 | 180 | μΑ |
| C _I | input capacitance | | - | 3.5 | - | pF |
| C _{sw} | switch capacitance | independent pins nYn | - | 5 | - | pF |
| | | common pins nZ | - | 8 | - | pF |

Table 8. Static characteristics for 74HCT4053 ...continued

Voltages are referenced to GND (ground = 0 V).

 V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input.

Vos is the output voltage at pins nZ or nYn, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------------|---------------------------|--|-----|-----|-------|------|
| T _{amb} = -40 |) °C to +85 °C | | | | | |
| V_{IH} | HIGH-level input voltage | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | 2.0 | - | - | V |
| V_{IL} | LOW-level input voltage | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | - | - | 0.8 | V |
| I _I | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5$ V; $V_{EE} = 0$ V | - | - | ±1.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11 | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±1.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 12 | - | - | ±1.0 | μА |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE} | | | | |
| | | $V_{CC} = 5.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 80.0 | μΑ |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = -5.0 \text{ V}$ | - | - | 160.0 | μΑ |
| ΔI_{CC} | additional supply current | per input; $V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{EE} = 0 \text{ V}$ | - | - | 225 | μА |
| T _{amb} = -40 |) °C to +125 °C | | | | | |
| V_{IH} | HIGH-level input voltage | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | 2.0 | - | - | V |
| V_{IL} | LOW-level input voltage | $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ | - | - | 0.8 | V |
| I _I | input leakage current | $V_I = V_{CC}$ or GND; $V_{CC} = 5.5 \text{ V}$; $V_{EE} = 0 \text{ V}$ | - | - | ±1.0 | μΑ |
| I _{S(OFF)} | OFF-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 11 | | | | |
| | | per channel | - | - | ±1.0 | μΑ |
| | | all channels | - | - | ±1.0 | μΑ |
| I _{S(ON)} | ON-state leakage current | V_{CC} = 10.0 V; V_{EE} = 0 V; V_{I} = V_{IH} or V_{IL} ; $ V_{SW} $ = V_{CC} - V_{EE} ; see Figure 12 | - | - | ±1.0 | μА |
| I _{CC} | supply current | $V_I = V_{CC}$ or GND; $V_{is} = V_{EE}$ or V_{CC} ; $V_{os} = V_{CC}$ or V_{EE} | | | | |
| | | $V_{CC} = 5.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 160.0 | μΑ |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = -5.0 \text{ V}$ | - | - | 320.0 | μΑ |
| Δl _{CC} | additional supply current | per input; $V_I = V_{CC} - 2.1 \text{ V}$; other inputs at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V; $V_{EE} = 0 \text{ V}$ | - | - | 245 | μΑ |





Fig 11. Test circuit for measuring OFF-state current



11. Dynamic characteristics

Table 9. Dynamic characteristics for 74HC4053

GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; for test circuit see Figure 15.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|-------------------|---|------------|-----|-----|------|
| $T_{amb} = 25$ | °C | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> | <u>[1]</u> | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 15 | 60 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 5 | 12 | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 4 | 10 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 4 | 8 | ns |

Table 9. Dynamic characteristics for 74HC4053 ...continued

 $GND = 0 \text{ V}; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}; \text{ for test circuit see } \frac{\textbf{Figure 15}}{\textbf{15}}.$

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|-------------------------------|---|--------------|-----|-----|------|
| t _{on} | turn-on time | \overline{E} to $V_{os};R_{L}=\infty\Omega;see\underline{Figure14}$ | [2] | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 60 | 220 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 20 | 44 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$ | - | 17 | - | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 16 | 37 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 15 | 31 | ns |
| | | Sn to V_{os} ; $R_L = \infty \Omega$; see Figure 14 | [2] | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 75 | 220 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 25 | 44 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$ | - | 21 | - | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | 20 | 37 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 15 | 31 | ns |
| t _{off} | turn-off time | \overline{E} to V _{os} ; R _L = 1 k Ω ; see Figure 14 | [3] | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | - | 63 | 210 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 21 | 42 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$ | - | 18 | - | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | 17 | 36 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 15 | 29 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 60 | 210 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 20 | 42 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$ | - | 17 | - | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | 16 | 36 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 15 | 29 | ns |
| C_{PD} | power dissipation capacitance | per switch; $V_I = GND$ to V_{CC} | <u>[4]</u> _ | 36 | - | pF |
| T _{amb} = -4 | 0 °C to +85 °C | | | | | |
| t _{pd} | | V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13 | <u>[1]</u> | | | |
| • | | V _{CC} = 2.0 V; V _{EE} = 0 V | - | - | 75 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 15 | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | - | 13 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 10 | ns |

14 of 32

Table 9. Dynamic characteristics for 74HC4053 ...continued

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF; for test circuit see } \frac{\text{Figure 15}}{15}.$

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|-------------------|---|-----------------------------------|------------------|---|----------------------------|
| on | turn-on time | \overline{E} to $V_{os};R_{L}=\infty\Omega;see\underline{Figure14}$ | <u>[2]</u> | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 275 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 55 | ns |
| | | V _{CC} = 6.0 V; V _{EE} = 0 V | - | - | 47 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 39 | ns |
| | | Sn to V_{os} ; $R_L = \infty \Omega$; see Figure 14 | [2] | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 275 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 55 | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 47 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 39 | ns |
| off | turn-off time | \overline{E} to $V_{os};R_{L}=1\;k\Omega;see\;\underline{Figure\;14}$ | [3] | | | |
| | | V _{CC} = 2.0 V; V _{EE} = 0 V | - | - | 265 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 53 | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 45 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 36 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 265 | ns |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | - | 53 | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 45 | ns |
| | | | | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 36 | ns |
| T _{amb} = - | 40 °C to +125 °C | V _{CC} = 4.5 V; V _{EE} = -4.5 V | - | - | 36 | ns |
| | | V_{CC} = 4.5 V; V_{EE} = -4.5 V $V_{is} \text{ to } V_{os}; R_L = \infty \Omega; \text{ see } \frac{\text{Figure 13}}{\text{Figure 13}}$ | - [1] | - | 36 | ns |
| T _{amb} = - | | | - [1] - | - | 90 | ns |
| | | V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13 | - [1] - - | | | |
| | | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> $V_{CC} = 2.0 \text{ V}$; $V_{EE} = 0 \text{ V}$ | - [1] - - | - - - | 90 | ns |
| | | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> $V_{CC} = 2.0 \text{ V}$; $V_{EE} = 0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$; $V_{EE} = 0 \text{ V}$ | - [1] - - - | | 90 18 | ns ns |
| pd | | $V_{is} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ see \ \underline{\text{Figure 13}}$ $V_{CC} = 2.0 \ V; \ V_{EE} = 0 \ V$ $V_{CC} = 4.5 \ V; \ V_{EE} = 0 \ V$ $V_{CC} = 6.0 \ V; \ V_{EE} = 0 \ V$ | - [1] - - - - | | 90 18 15 | ns ns ns |
| pd | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see <u>Figure 13</u> $V_{CC} = 2.0 \text{ V}$; $V_{EE} = 0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$; $V_{EE} = 0 \text{ V}$ $V_{CC} = 6.0 \text{ V}$; $V_{EE} = 0 \text{ V}$ $V_{CC} = 4.5 \text{ V}$; $V_{EE} = -4.5 \text{ V}$ | - - - | - - - - | 90 18 15 | ns ns ns |
| pd | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \text{ see } \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \ V; \ V_{EE} = 0 \ V \\ &V_{CC} = 4.5 \ V; \ V_{EE} = 0 \ V \\ &V_{CC} = 6.0 \ V; \ V_{EE} = 0 \ V \\ &V_{CC} = 4.5 \ V; \ V_{EE} = -4.5 \ V \\ &\overline{E} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \text{ see } \underline{\text{Figure 14}} \end{split}$ | - - - | | 90 18 15 12 | ns ns ns |
| pd | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; R_L = \infty \Omega; \text{see } \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 4.5 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 6.0 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 6.5 \text{V}; V_{EE} = -4.5 \text{V} \\ &\overline{\text{E}} \text{ to } V_{os}; R_L = \infty \Omega; \text{see } \underline{\text{Figure 14}} \\ &V_{CC} = 2.0 \text{V}; V_{EE} = 0 \text{V} \end{split}$ | - - - | | 90 18 15 12 | ns ns ns ns |
| pd | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see} \ \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \\ &\overline{E} \ \text{to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see} \ \underline{\text{Figure 14}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \end{split}$ | - - - | - | 90 18 15 12 330 66 | ns ns ns ns |
| | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; R_L = \infty \Omega; \text{see } \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 4.5 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 6.0 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 4.5 \text{V}; V_{EE} = -4.5 \text{V} \\ \hline{E} \text{ to } V_{os}; R_L = \infty \Omega; \text{see } \underline{\text{Figure 14}} \\ &V_{CC} = 2.0 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 4.5 \text{V}; V_{EE} = 0 \text{V} \\ &V_{CC} = 6.0 \text{V}; V_{EE} = 0 \text{V} \end{split}$ | - - - | - | 90 18 15 12 330 66 56 | ns ns ns ns ns |
| pd | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see } \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \\ \hline{E} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see } \underline{\text{Figure 14}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \end{split}$ | - - - [2] - - - | - | 90 18 15 12 330 66 56 | ns ns ns ns |
| ^t pd | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see } \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \\ \hline \overline{E} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see } \underline{\text{Figure 14}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \\ \hline \text{Sn to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see } \underline{\text{Figure 14}} \end{split}$ | - - - [2] - - - | - | 90 18 15 12 330 66 56 47 | ns ns ns ns ns |
| ^t pd | propagation delay | $\begin{split} &V_{is} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see} \ \underline{\text{Figure 13}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \\ \hline{E} \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see} \ \underline{\text{Figure 14}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 6.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 4.5 \ \text{V}; \ V_{EE} = -4.5 \ \text{V} \\ \hline{Sn \text{ to } V_{os}; \ R_L = \infty \ \Omega; \ \text{see} \ \underline{\text{Figure 14}}} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \\ &V_{CC} = 2.0 \ \text{V}; \ V_{EE} = 0 \ \text{V} \end{split}$ | - - - [2] - - - | - | 90 18 15 12 330 66 56 47 | ns ns ns ns ns ns ns |

Table 9. Dynamic characteristics for 74HC4053 ...continued

GND = 0 V; $t_r = t_f = 6 \text{ ns}$; $C_L = 50 \text{ pF}$; for test circuit see <u>Figure 15</u>.

V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------|---|------------|-----|-----|------|
| t_{off} | turn-off time | \overline{E} to V _{os} ; R _L = 1 k Ω ; see Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 315 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 63 | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 54 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 44 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 2.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 315 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 63 | ns |
| | | $V_{CC} = 6.0 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 54 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 44 | ns |

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] ton is the same as tPZH and tPZL.
- [3] t_{off} is the same as t_{PHZ} and t_{PLZ} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma \{ (C_L + C_{sw}) \times V_{CC}^2 \times f_o \} \text{ where:}$$

 f_i = input frequency in MHz;

 f_o = output frequency in MHz;

N = number of inputs switching;

 $\Sigma \{(C_L + C_{sw}) \times V_{CC}^2 \times f_o\} = \text{sum of outputs};$

 C_L = output load capacitance in pF;

C_{sw} = switch capacitance in pF;

 V_{CC} = supply voltage in V.

Table 10. Dynamic characteristics for 74HCT4053

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF; for test circuit see } \underline{\text{Figure 15}}.$

*V*_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|-------------------|---|------------|-----|-----|------|
| T _{amb} = 25 | °C | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see Figure 13 | <u>[1]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 5 | 12 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 4 | 8 | ns |
| t _{on} | turn-on time | \overline{E} to $V_{os};R_{L}=1\;k\Omega;see\;\underline{Figure\;14}$ | <u>[2]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 27 | 48 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$ | - | 23 | - | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 16 | 34 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14 | <u>[2]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | 25 | 48 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V}; C_L = 15 \text{ pF}$ | - | 21 | - | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 16 | 34 | ns |

Table 10. Dynamic characteristics for 74HCT4053 ...continued

 $GND = 0 \text{ V}; t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}; \text{ for test circuit see } \frac{\text{Figure 15}}{1000}.$

V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

Vos is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Unit |
|-----------------------|-------------------------------|---|------------------------|--------------|-----|-----|------|
| t _{off} | turn-off time | \overline{E} to V _{os} ; R _L = 1 k Ω ; see \underline{F} | gure 14 | [3] | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | 24 | 44 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V};$ | C _L = 15 pF | - | 20 | - | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | 15 | 31 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see | Figure 14 | [3] | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | 22 | 44 | ns |
| | | $V_{CC} = 5.0 \text{ V}; V_{EE} = 0 \text{ V};$ | C _L = 15 pF | - | 19 | - | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | 15 | 31 | ns |
| C_PD | power dissipation capacitance | per switch; $V_I = GND$ to V_C | _{CC} – 1.5 V | <u>[4]</u> _ | 36 | - | pF |
| T _{amb} = −4 | 0 °C to +85 °C | | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see F | igure 13 | <u>[1]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 15 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 10 | ns |
| t _{on} | turn-on time | \overline{E} to V_{os} ; $R_L = 1 \text{ k}\Omega$; see \overline{E} | gure 14 | [2] | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 60 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 43 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see | Figure 14 | [2] | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 60 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 43 | ns |
| off | turn-off time | \overline{E} to V_{os} ; $R_L = 1 \text{ k}\Omega$; see \underline{F} | gure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 55 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 39 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see | Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 55 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 39 | ns |
| T _{amb} = -4 | 0 °C to +125 °C | | | | | | |
| t _{pd} | propagation delay | V_{is} to V_{os} ; $R_L = \infty \Omega$; see F | igure 13 | <u>[1]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 18 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 12 | ns |
| t _{on} | turn-on time | \overline{E} to $V_{os};R_{L}=1\;k\Omega;see\;\underline{F}$ | gure 14 | [2] | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 72 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 51 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see | Figure 14 | [2] | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | | - | - | 72 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5$ | V | - | - | 51 | ns |

Table 10. Dynamic characteristics for 74HCT4053 ...continued

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; for test circuit see <u>Figure 15</u>.

 V_{is} is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.

 V_{os} is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|------------------|---------------|---|------------|-----|-----|------|
| t_{off} | turn-off time | \overline{E} to V _{os} ; R _L = 1 k Ω ; see Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 66 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 47 | ns |
| | | Sn to V_{os} ; $R_L = 1 \text{ k}\Omega$; see Figure 14 | <u>[3]</u> | | | |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = 0 \text{ V}$ | - | - | 66 | ns |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | - | 47 | ns |

- [1] t_{pd} is the same as t_{PHL} and t_{PLH} .
- [2] t_{on} is the same as t_{PZH and} t_{PZL}.
- [3] t_{off} is the same as t_{PHZ} and t_{PLZ} .
- [4] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma \{ (C_L + C_{sw}) \times V_{CC}^2 \times f_o \} \text{ where:}$$

f_i = input frequency in MHz;

 f_0 = output frequency in MHz;


N = number of inputs switching;


$$\Sigma \{ (C_L + C_{sw}) \times V_{CC}^2 \times f_o \} = \text{sum of outputs};$$

C_L = output load capacitance in pF;

C_{sw} = switch capacitance in pF;

 V_{CC} = supply voltage in V.








Table 11. Test data

| Test | Input | Input | | | | | S1 position |
|-------------------------------------|-------|-----------------|---------------------------------|---------------------------------|-------|----------------|-------------|
| | VI | V _{is} | t _r , t _f | t _r , t _f | | R _L | |
| | | | at f _{max} | other[1] | | | |
| t _{PHL} , t _{PLH} | [2] | pulse | < 2 ns | 6 ns | 50 pF | 1 kΩ | open |
| t _{PZH} , t _{PHZ} | [2] | V_{CC} | < 2 ns | 6 ns | 50 pF | 1 kΩ | V_{EE} |
| t _{PZL} , t _{PLZ} | [2] | V_{EE} | < 2 ns | 6 ns | 50 pF | 1 kΩ | V_{CC} |

^[1] $t_r = t_f = 6$ ns; when measuring f_{max} , there is no constraint to t_r and t_f with 50 % duty factor.

a) For 74HC4053: $V_I = V_{CC}$

b) For 74HCT4053: $V_1 = 3 \text{ V}$

11.1 Additional dynamic characteristics

 Table 12.
 Additional dynamic characteristics

Recommended conditions and typical values; GND = 0 V; $T_{amb} = 25$ °C; $C_L = 50$ pF. V_{is} is the input voltage at pins nYn or nZ, whichever is assigned as an input. V_{os} is the output voltage at pins nYn or nZ, whichever is assigned as an output.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|---------------------|--------------------------|--|-------|------|-----|------|
| d _{sin} | sine-wave distortion | $f_i = 1 \text{ kHz}$; $R_L = 10 \text{ k}\Omega$; see Figure 16 | | | | |
| | | $V_{is} = 4.0 \text{ V (p-p)}; V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$ | - | 0.04 | - | % |
| | | $V_{is} = 8.0 \text{ V (p-p)}; V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 0.02 | - | % |
| | | f_i = 10 kHz; R_L = 10 kΩ; see <u>Figure 16</u> | | | | |
| | | $V_{is} = 4.0 \text{ V (p-p)}; V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$ | - | 0.12 | - | % |
| | | $V_{is} = 8.0 \text{ V (p-p)}; V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 0.06 | - | % |
| α_{iso} | isolation (OFF-state) | $R_L = 600 \Omega$; $f_i = 1 MHz$; see Figure 17 | | | | |
| | | $V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$ | [1] | -50 | - | dB |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | [1] - | -50 | - | dB |
| Xtalk | crosstalk | between two switches/multiplexers; $R_L = 600 \Omega$; $f_i = 1 MHz$; see Figure 18 | | | | |
| | | $V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$ | [1] - | -60 | - | dB |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | [1] - | -60 | - | dB |
| V _{ct} | crosstalk voltage | peak-to-peak value; between control and any switch; $R_L = 600 \Omega$; $f_i = 1 \text{ MHz}$; \overline{E} or Sn square wave between V_{CC} and GND; $t_r = t_f = 6 \text{ ns}$; see Figure 19 | | | | |
| | | V _{CC} = 4.5 V; V _{EE} = 0 V | - | 110 | - | mV |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | - | 220 | - | mV |
| f _(-3dB) | −3 dB frequency response | $R_L = 50 \Omega$; see Figure 20 | | | | |
| | | $V_{CC} = 2.25 \text{ V}; V_{EE} = -2.25 \text{ V}$ | [2] _ | 160 | - | MHz |
| | | $V_{CC} = 4.5 \text{ V}; V_{EE} = -4.5 \text{ V}$ | [2] _ | 170 | - | MHz |

^[1] Adjust input voltage V_{is} to 0 dBm level (0 dBm = 1 mW into 600 Ω).

^[2] V_I values:

^[2] Adjust input voltage V_{is} to 0 dBm level at V_{os} for 1 MHz (0 dBm = 1 mW into 50 Ω).






Fig 16. Test circuit for measuring sine-wave distortion





 V_{CC} = 4.5 V; GND = 0 V; V_{EE} = –4.5 V; R_L = 600 $\Omega;$ R_S = 1 k $\Omega.$


a. Test circuit



- b. Isolation (OFF-state) as a function of frequency
- Fig 17. Test circuit for measuring isolation (OFF-state)








 V_{CC} = 4.5 V; GND = 0 V; V_{EE} = –4.5 V; R_L = 50 $\Omega;$ R_S = 1 $k\Omega.$

a. Test circuit




b. Typical frequency response

Fig 20. Test circuit for frequency response

12. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



| UNIT | A max. | A ₁ min. | A ₂ max. | b | b ₁ | b ₂ | С | D ⁽¹⁾ | E ⁽¹⁾ | е | e ₁ | L | ME | Мн | w | Z ⁽¹⁾ max. |
|--------|-----------|------------------------|------------------------|----------------|----------------|----------------|----------------|------------------|------------------|------|----------------|--------------|--------------|--------------|-------|--------------------------|
| mm | 4.2 | 0.51 | 3.2 | 1.73 1.30 | 0.53 0.38 | 1.25 0.85 | 0.36 0.23 | 19.50 18.55 | 6.48 6.20 | 2.54 | 7.62 | 3.60 3.05 | 8.25 7.80 | 10.0 8.3 | 0.254 | 0.76 |
| inches | 0.17 | 0.02 | 0.13 | 0.068 0.051 | 0.021 0.015 | 0.049 0.033 | 0.014 0.009 | 0.77 0.73 | 0.26 0.24 | 0.1 | 0.3 | 0.14 0.12 | 0.32 0.31 | 0.39 0.33 | 0.01 | 0.03 |

1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.


| OUTLINE | | REFER | RENCES | EUROPEAN | ISSUE DATE |
|---------|-----|-------|--------|------------|---------------------------------|
| VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE |
| SOT38-4 | | | | | 95-01-14 03-02-13 |

Fig 21. Package outline SOT38-4 (DIP16)

74HC_HCT4053

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


| OUTLINE | | REFER | ENCES | EUROPEAN | ISSUE DATE |
|----------|--------|--------|-------|------------|---------------------------------|
| VERSION | IEC | JEDEC | JEITA | PROJECTION | ISSUE DATE |
| SOT109-1 | 076E07 | MS-012 | | | 99-12-27 03-02-19 |

Fig 22. Package outline SOT109-1 (SO16)

74HC_HCT4053 All information provided in this document is subject to legal disclaimers.

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



| UNIT | A max. | A ₁ | A ₂ | A ₃ | b _p | C | D ⁽¹⁾ | E ⁽¹⁾ | е | HE | L | Lp | Q | ٧ | w | у | Z ⁽¹⁾ | θ |
|------|-----------|----------------|----------------|----------------|----------------|--------------|------------------|------------------|------|------------|------|--------------|------------|-----|------|-----|------------------|----------|
| mm | 2 | 0.21 0.05 | 1.80 1.65 | 0.25 | 0.38 0.25 | 0.20 0.09 | 6.4 6.0 | 5.4 5.2 | 0.65 | 7.9 7.6 | 1.25 | 1.03 0.63 | 0.9 0.7 | 0.2 | 0.13 | 0.1 | 1.00 0.55 | 8° 0° |

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | | |
|----------|-----|--------|----------|------------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE | |
| SOT338-1 | | MO-150 | | | | 99-12-27 03-02-19 | |


Fig 23. Package outline SOT338-1 (SSOP16)

74HC_HCT4053

All information provided in this document is subject to legal disclaimers.

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



| UNIT | A max. | A ₁ | A ₂ | A ₃ | bp | С | D ⁽¹⁾ | E (2) | е | HE | L | Lp | Q | v | w | у | Z ⁽¹⁾ | θ |
|------|-----------|----------------|----------------|----------------|--------------|------------|------------------|------------|------|------------|---|--------------|------------|-----|------|-----|------------------|----------|
| mm | 1.1 | 0.15 0.05 | 0.95 0.80 | 0.25 | 0.30 0.19 | 0.2 0.1 | 5.1 4.9 | 4.5 4.3 | 0.65 | 6.6 6.2 | 1 | 0.75 0.50 | 0.4 0.3 | 0.2 | 0.13 | 0.1 | 0.40 0.06 | 8° 0° |

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

| OUTLINE | | REFER | EUROPEAN | ISSUE DATE | | | |
|----------|-----|----------|----------|------------|------------|---------------------------------|--|
| VERSION | IEC | JEDEC | JEITA | | PROJECTION | ISSUE DATE | |
| SOT403-1 | | MO-153 | | | | 99-12-27 03-02-18 | |
| 501403-1 | | IVIO-153 | | | | <u> </u> | |

Fig 24. Package outline SOT403-1 (TSSOP16)

74HC_HCT4053 All information provided in this document is subject to legal disclaimers.

DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 16 terminals; body 2.5 x 3.5 x 0.85 mm SOT763-1




Fig 25. Package outline SOT763-1 (DHVQFN16)

74HC_HCT4053 All information provided in this document is subject to legal disclaimers.

13. Abbreviations

Table 13. Abbreviations

| Acronym | Description |
|---------|---|
| CMOS | Complementary Metal-Oxide Semiconductor |
| ESD | ElectroStatic Discharge |
| HBM | Human Body Model |
| MM | Machine Model |

14. Revision history

Table 14. Revision history

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|----------------------|---------------------------------|-----------------------|---------------|----------------------|
| 74HC_HCT4053 v.8 | 20120719 | Product data sheet | - | 74HC_HCT4053 v.7 |
| Modifications: | CDM added t | o features. | | |
| 74HC_HCT4053 v.7 | 20111213 | Product data sheet | - | 74HC_HCT4053 v.6 |
| Modifications: | Legal pages | updated. | | |
| 74HC_HCT4053 v.6 | 20110511 | Product data sheet | - | 74HC_HCT4053 v.5 |
| 74HC_HCT4053 v.5 | 20110118 | Product data sheet | - | 74HC_HCT4053 v.4 |
| 74HC_HCT4053 v.4 | 20060509 | Product data sheet | - | 74HC_HCT4053 v.3 |
| 74HC_HCT4053 v.3 | 20060315 | Product data sheet | - | 74HC_HCT4053_CNV v.2 |
| 74HC_HCT4053_CNV v.2 | 19901201 | Product specification | - | - |
| · | | | | |

15. Legal information

15.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|--------------------------------|-------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

74HC_HCT4053

74HC4053; 74HCT4053

Triple 2-channel analog multiplexer/demultiplexer

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

17. Contents

| 1 | General description |
|------|---------------------------------------|
| 2 | Features and benefits |
| 3 | Applications |
| 4 | Ordering information |
| 5 | Functional diagram 3 |
| 6 | Pinning information |
| 6.1 | Pinning |
| 6.2 | Pin description 5 |
| 7 | Functional description |
| 8 | Limiting values |
| 9 | Recommended operating conditions 6 |
| 10 | Static characteristics |
| 11 | Dynamic characteristics |
| 11.1 | Additional dynamic characteristics 20 |
| 12 | Package outline |
| 13 | Abbreviations |
| 14 | Revision history |
| 15 | Legal information 30 |
| 15.1 | Data sheet status |
| 15.2 | Definitions |
| 15.3 | Disclaimers |
| 15.4 | Trademarks |
| 16 | Contact information 31 |
| 17 | Contents 33 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.