

# 1 K / 2 K × 8 Dual-port Static RAM

### **Features**

- True dual-ported memory cells, which allow simultaneous reads of the same memory location
- 1 K / 2 K × 8 organization
- 0.35 micron complementary metal oxide semiconductor (CMOS) for optimum speed and power
- High speed access: 15 ns
- Low operating power: I<sub>CC</sub> = 110 mA (typical), Standby:  $I_{SB3} = 0.05 \text{ mA (typical)}$
- Fully asynchronous operation
- Automatic power-down
- BUSY output flag to indicate access to the same location by both ports
- INT flag for port-to-port communication
- Available in 52-pin plastic leaded chip carrier (PLCC), 52-pin plastic quad flat package (PQFP)
- Pb-free packages available


### **Functional Description**

CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are high-speed, low-power CMOS 1 K / 2 K x 8 dual-port static RAMs. Two ports are provided permitting independent access to any location in memory. The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE can be used as a standalone dual-port static RAM. It is the solution to applications requiring shared or buffered data, such as cache memory for DSP, bit-slice, or multiprocessor designs.

Each port has independent control pins; chip enable (CE), write enable (R/W), and output enable (OE). Two flags are provided on each port, BUSY and INT. The BUSY flag signals that the port is trying to access the same location, which is currently being accessed by the other port. The INT is an interrupt flag indicating that data is placed in a unique location[1]. The BUSY and INT flags are push pull outputs. An automatic power-down feature is controlled independently on each port by the chip enable (CE)

The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE are available in 52-pin Pb-free PLCC and 52-pin Pb-free PQFP.

### **Logic Block Diagram**



#### Notes

- 1. Unique location used by interrupt flag: 1 K x 8: Left port reads from 3FE, Right port reads from 3FF; 2 K x 8: Left port reads from 7FE, Right port reads from 7FF.
- BUSY is a push-pull output. No pull-up resistor required.
- INT: push-pull output. No pull-up resistor required.
- 4. 1 K x 8: A0-A9, 2 K x 8: A0-A10, address lines are for both left and right ports.

Cypress Semiconductor Corporation Document Number: 001-64231 Rev. \*E

Revised May 15, 2013

# CY7C131E, CY7C131AE CY7C136E, CY7C136AE



### **Contents**

Pin Configurations	3
Pin Definitions	
Selection Guide	3
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance[10]	
AC Test Loads and Waveforms	
Switching Characteristics	6
Switching Characteristics	
Switching Waveforms	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	

Document Conventions	17
Units of Measure	17
Appendix: Silicon Errata for	
CY7C131E/131AE/136E/136AE 1K/2K × 8	
Dual Port Static RAM	18
Part Numbers Affected	18
CY7C131E/131AE/136E/136AE	
Qualification Status	18
CY7C131E/131AE/136E/136AE	
Errata Summary	18
Document History Page	19
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	20
PSoC Solutions	



### **Pin Configurations**

Figure 1. Pin Diagram - 52-pin PLCC (Top View)





Figure 2. Pin Diagram - 52-pin PQFP (Top View)



### **Pin Definitions**

Left Port	Right Port	Description
CEL	CER	Chip Enable
$R/\overline{W}_L$	$R/\overline{W}_R$	Read/Write Enable
ŌĒL	<del>OE</del> <sub>R</sub>	Output Enable
A <sub>0L</sub> -A <sub>9/10L</sub> <sup>[5]</sup>	A <sub>0R</sub> -A <sub>9/10R</sub> <sup>[5]</sup>	Address
I/O <sub>0L</sub> –I/O <sub>7L</sub>	I/O <sub>0R</sub> -I/O <sub>7R</sub>	Data Bus Input/Output
ĪNT <sub>L</sub>	INT <sub>R</sub>	Interrupt Flag
BUSYL	BUSY <sub>R</sub>	Busy Flag
V <sub>CC</sub>	•	Power
GND		Ground

### **Selection Guide**

Parameter	7C131E-15 7C131AE-15	7C131E-25 7C136E-25	7C131E-55 7C136E-55 7C136AE-55	Unit
Maximum Access Time	15	25	55	ns
Typical Operating Current	110	100	95	mΑ
Typical Standby Current for I <sub>SB1</sub> (both ports TTL level)	50	45	45	mA
Typical Standby Current for I <sub>SB3</sub> (Both ports CMOS level)	0.05	0.05	0.05	mA

#### Note

<sup>5. 1</sup> K x 8: A0-A9, 2 K x 8: A0-A10, address lines are for both left and right ports.



### **Maximum Ratings**

Exceeding maximum ratings  $^{\rm [6]}$  may shorten the useful life of the device. User guidelines are not tested. Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied ......-55 °C to +125 °C Supply voltage to ground potential .....-0.3 V to +7.0 V DC voltage applied to outputs in High Z State .....-0.5 V to +7.0 V

DC input voltage <sup>[8]</sup>	0.5 V to +7.0 V
Output current into outputs (LOW)	
Static discharge voltage	>1100 V
Latch up current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	5 V ± 10%
Industrial	−40 °C to +85 °C	5 V ± 10%

### **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Conditions			C131E-1 C131AE-			C131E-2 C136E-2		70	C131E-{ C136E-{ 136AE-	55	Unit
				Min	Typ <sup>[9]</sup>	Max	Min	Typ <sup>[9]</sup>	Max	Min	Typ <sup>[9]</sup>	Max	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min, I_{OH} = -4.0 \text{ m}.$	A	2.4	-	_	2.4	-	_	2.4	-		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min, I_{OL} = 4.0 \text{ mA}$		-	ı	0.4		1	0.4	_	ı	0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	-	_	2.2	-	_	2.2	-		V
V <sub>IL</sub>	Input LOW Voltage			-	-	0.8		-	0.8	_	-	0.8	V
I <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{O}} \leq \text{V}_{\text{CC}}, \\ \text{Output disabled} \end{array}$		-20	-	+20	-20	_	+20	-20	_	+20	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA Outputs disabled	Commercial Industrial	-	110 115	190 200	-	100 110	170 180	_	95 105	160 170	mA
I <sub>SB1</sub>	Standby Current, Both Ports, TTL Inputs	$CE_L$ and $CE_R \ge V_{IH}$ , $f = f_{MAX}^{[7]}$	Commercial Industrial	-	50 65	70 95	_	45 65	65 95	-	45 65	65 95	mA
I <sub>SB2</sub>	Standby Current, One Port, TTL Inputs	CE <sub>L</sub> or CE <sub>R</sub> $\geq$ V <sub>IH</sub> , Active Port Outputs Open, $f = f_{MAX}^{[7]}$	Commercial Industrial	-	120 135	180 205	-	110 135	160 205	1	110 135	160 205	mA
I <sub>SB3</sub>	Standby Current, Both Ports, CMOS Inputs	$\begin{array}{l} \textbf{Both Ports}\\ \textbf{CE}_{L} \ \textbf{and CE}_{R} \geq \textbf{V}_{CC} -\\ \textbf{0.2 V,}\\ \textbf{V}_{IN} \geq \textbf{V}_{CC} - \textbf{0.2 V}\\ \textbf{or V}_{IN} \leq \textbf{0.2 V, f} = 0 \end{array}$	Commercial Industrial	-	0.05 0.05	0.5 0.5	_	0.05 0.05	0.5 0.5	_	0.05 0.05	0.5 0.5	mA
I <sub>SB4</sub>	Standby Current, One Port, CMOS Inputs	$\begin{array}{l} \underline{\text{One Port}} \\ CE_L \text{ or } CE_R \geq V_{CC} - 0.2 \\ V, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V} \\ \text{or } V_{IN} \leq 0.2 \text{ V}, \\ \text{Active Port Outputs Open,} \\ f = f_{MAX}^{[7]} \end{array}$	Commercial Industrial	-	110 125	160 175	-	100 125	140 175	-	100 125	140 175	mA

- 6. The voltage on any I/O pin cannot exceed the power pin during power-up.
- 7. At f = f<sub>MAX</sub>, address and data inputs are cycling at the maximum frequency of read cycle of 1/t<sub>RC</sub> and using AC Test Waveforms input levels of GND to 3 V.

  8. Pulse width < 20 ns.
- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub>(typ.), T<sub>A</sub> = 25 °C.





## Capacitance<sup>[10]</sup>

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},  V_{CC} = 5.0 \text{V}$	15	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **AC Test Loads and Waveforms**

Figure 3. AC Test Loads and Waveforms






(a) Normal Load (Load 1)

(b) Thévenin Equivalent (Load 1)

### (c) Three-State Delay (Load 2)

(Used for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{HZWE}$ , and  $t_{LZWE}$  including scope and jig)



<sup>10.</sup> Tested initially and after any design or process changes that may affect these parameters.



### **Switching Characteristics**

Over the Operating Range

Parameter [11]	Description	7C131E-15/	7C131AE-15	7C131E-25		
Parameter [111]	Description	Min	Max	Min	Max	Unit
Read Cycle		<u>'</u>	<u>'</u>		<u>'</u>	
t <sub>RC</sub>	Read cycle time	15	_	25	_	ns
t <sub>AA</sub>	Address to data valid [12]	_	15	-	25	ns
t <sub>OHA</sub>	Data hold from Address change	3	-	3	-	ns
t <sub>ACE</sub>	CE LOW to data valid [12]	_	15	_	25	ns
t <sub>DOE</sub>	OE LOW to data valid [12]	_	10	_	15	ns
t <sub>LZOE</sub>	OE LOW to Low Z [13, 14, 15]	3	_	3	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [13, 14, 15]	_	10	_	15	ns
t <sub>LZCE</sub>	CE LOW to Low Z [13, 14, 15]	3	_	5	_	ns
t <sub>HZCE</sub>	CE HIGH to High Z [13, 14, 15]	_	10	_	15	ns
t <sub>PU</sub>	CE LOW to power-up [13]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [13]	_	15	_	25	ns
Write Cycle [16]			1		•	
$t_{WC}$	Write cycle time	15	_	25	_	ns
t <sub>SCE</sub>	CE LOW to write end	12	_	20	_	ns
t <sub>AW</sub>	Address setup to write end	12	_	20	-	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	-	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	-	ns
t <sub>PWE</sub>	$R/\overline{W}$ pulse width	10	_	12	-	ns
t <sub>SD</sub>	Data setup to write end	10	_	15	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>HZWE</sub> <sup>[13]</sup>	$R/\overline{W}$ LOW to High $Z^{[15]}$	_	10	-	15	ns
t <sub>LZWE</sub> <sup>[13]</sup>	R/W HIGH to Low Z [15]	3	_	3	_	ns

Notes

11. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V and output loading of the specified I<sub>QL</sub>/I<sub>QH</sub>, and 30 pF load capacitance.

12. AC Test Conditions use V<sub>QH</sub> = 1.6 V and V<sub>QL</sub> = 1.4 V.

13. This parameter is guaranteed but not tested.

14. At any given temperature and voltage condition for any given device, t<sub>HZCE</sub> is less than t<sub>LZCE</sub> and t<sub>HZOE</sub> is less than t<sub>LZCE</sub>.

15. Parameters t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>HZOE</sub>, t<sub>LZOE</sub>, t<sub>HZCE</sub> and t<sub>HZWE</sub> are tested with C<sub>L</sub> = 5 pF as in part (c) of Figure 3 on page 5. Transition is measured ±500 mV from steady state voltage.

16. The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be low to initiate a write and either signal can terminate



## **Switching Characteristics** (continued)

Over the Operating Range

Parameter [11]	Description	7C131E-15	/7C131AE-15	7C131E-25	I In:t	
Parameter		Min	Max	Min	Max	- Unit
Busy/Interrupt 1	Fiming <sup>[17]</sup>	•				•
t <sub>BLA</sub>	BUSY LOW from Address match	_	15	_	20	ns
t <sub>BHA</sub>	BUSY HIGH from Address mismatch [18]	_	15	_	20	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	15	_	20	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH [18]	_	15	_	20	ns
t <sub>PS</sub>	Port setup for priority	5	_	5	-	ns
t <sub>BDD</sub>	BUSY HIGH to valid data	_	15	_	25	ns
t <sub>DDD</sub>	Write data valid to read data valid [19]	_	25	_	30	ns
t <sub>WDD</sub>	Write pulse to data delay [19]	_	30	_	45	ns
Interrupt Timing	j	•				•
t <sub>WINS</sub>	R/W to INTERRUPT set time	_	15	_	25	ns
t <sub>EINS</sub>	CE to INTERRUPT set time	_	15	_	25	ns
t <sub>INS</sub>	Address to INTERRUPT set time	_	15	_	25	ns
t <sub>OINR</sub>	OE to INTERRUPT reset time [18]	_	15	_	25	ns
t <sub>EINR</sub>	CE to INTERRUPT reset time [18]	-	15	-	25	ns
t <sub>INR</sub>	Address to INTERRUPT reset time [18]	-	15	-	25	ns

### Notes

<sup>17.</sup> Test conditions used are Load 2.

<sup>18.</sup> These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

19. <u>A write</u> operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.

Port B's address toggled.

CE for Port B is toggled.



### **Switching Characteristics**

Over the Operating Range

Parameter	Description	7C13	1E-55 6E-55 6AE-55	Unit
		Min	Max	
Read Cycle				
t <sub>RC</sub>	Read cycle time	55	_	ns
t <sub>AA</sub>	Address to data valid [21]	_	55	ns
t <sub>OHA</sub>	Data hold from Address change	3	_	ns
t <sub>ACE</sub>	CE LOW to data valid [21]	_	55	ns
t <sub>DOE</sub>	OE LOW to data valid [21]	_	25	ns
t <sub>LZOE</sub>	OE LOW to Low Z [21, 22, 23]	3	_	ns
t <sub>HZOE</sub>	OE HIGH to High Z [21, 22, 23]	_	25	ns
t <sub>LZCE</sub>	CE LOW to Low Z [21, 22, 23]	5	-	ns
t <sub>HZCE</sub>	CE HIGH to High Z [21, 22, 23]	_	25	ns
t <sub>PU</sub>	CE LOW to power-up [22]	0	-	ns
t <sub>PD</sub>	CE HIGH to power-down [22]	-	35	ns
Write Cycle		-	l .	1
t <sub>WC</sub>	Write cycle time	55	_	ns
t <sub>SCE</sub>	CE LOW to write end	40	_	ns
t <sub>AW</sub>	Address setup to write end	40	_	ns
t <sub>HA</sub>	Address hold from write end	2	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	ns
t <sub>PWE</sub>	R/W pulse width	30	_	ns
t <sub>SD</sub>	Data setup to write end	20	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	ns
t <sub>HZWE</sub>	R/W LOW to High Z [24]	_	25	ns
t <sub>LZWE</sub>	R/W HIGH to Low Z [24]	3	_	ns
Busy/Interru	pt Timing <sup>[20]</sup>	-	I	
t <sub>BLA</sub>	BUSY LOW from Address match	_	30	ns
t <sub>BHA</sub>	BUSY HIGH from Address mismatch [25]	_	30	ns
t <sub>BLC</sub>	BUSY LOW from CE LOW	_	30	ns
t <sub>BHC</sub>	BUSY HIGH from CE HIGH [25]	_	30	ns
t <sub>PS</sub>	Port setup for priority	5	_	ns
t <sub>BDD</sub>	BUSY HIGH to valid data		45	ns

### Notes

- 20. Test conditions used are Load 2.
- 21. The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be low to initiate a write and either signal can terminate a write by going high. The data input setup and hold timing should be referenced to the rising edge of the signal that terminates the write.

- 22. AC Test Conditions use V<sub>OH</sub> = 1.6 V and V<sub>OL</sub> = 1.4 V.

  23. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.

  24. Parameters t<sub>LZCE</sub>, t<sub>LZWE</sub>, t<sub>HZCE</sub>, t<sub>LZCE</sub>, t<sub>HZCE</sub> and t<sub>HZWE</sub> are tested with C = 5 pF as in part (b) of Figure 3 on page 5. Transition is measured ±500 mV from steady state voltage.
- 25. <u>A write</u> operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.

  <u>Port B's address toggled.</u>

  <u>CE for Port B is toggled.</u>

  RW for Port B is toggled during valid read.



### **Switching Characteristics (continued)**

Over the Operating Range

Parameter	Description	7C13 7C13 7C136	Unit	
		Min	Max	
t <sub>DDD</sub>	Write data valid to read data valid [26]	_	30	ns
t <sub>WDD</sub>	Write pulse to data delay [26]	-	45	ns
Interrupt Tim	ing			•
t <sub>WINS</sub>	R/W to INTERRUPT set time	_	45	ns
t <sub>EINS</sub>	CE to INTERRUPT set time	_	45	ns
t <sub>INS</sub>	Address to INTERRUPT set time	_	45	ns
t <sub>OINR</sub>	OE to INTERRUPT reset time [27]	-	45	ns
t <sub>EINR</sub>	CE to INTERRUPT reset time [27]	-	45	ns
t <sub>INR</sub>	Address to INTERRUPT reset time [27]	-	45	ns

<sup>26.</sup> A write operation on Port A, where Port A has priority, leaves the data on Port B's outputs undisturbed until one access time after one of the following: BUSY on Port B goes HIGH.

Port B's address toggled.

CE\_for Port B is toggled.

R/W for Port B is toggled during valid read.

<sup>27.</sup> These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.



### **Switching Waveforms**

### Figure 4. Read Cycle No. 1 [28, 29] **Either Port ADDR Access**




Figure 5. Read Cycle No. 2 [28, 30]





Figure 6. Write Cycle No. 1 (OE Three-States Data I/Os – Either Port) [31, 32]



- 28. R/W is HIGH for read cycle.
- 29. Device is continuously selected,  $\overline{CE} = V_{\parallel}$  and  $\overline{OE} = V_{\parallel}$ . 30. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
- 31. The internal write time of the memory is defined by the overlap of CE LOW and R/W LOW. Both signals must be LOW to initiate a write and either signal can
- terminate a write by going HIGH. The data input setup and hold timing must be referenced to the rising edge of the signal that terminates the write.

  32. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t<sub>PWE</sub> or t<sub>HZWE</sub> + t<sub>SD</sub> to allow the data I/O pins to enter high impedance and for data to be placed on the bus for the required t<sub>SD</sub>.



Switching Waveforms (continued)
Figure 7. Write Cycle No. 2 (R/W Three-States Data I/Os – Either Port) [33, 34]





Figure 8. Read Cycle No. 3 [35]



### Notes

- 33. These parameters are measured from the input signal changing, until the output pin goes to a high impedance state.
- 34. If the CE LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in a high impedance state.

35.  $\overline{\text{CEL}} = \overline{\text{CER}} = \text{LOW}$ .

37. Transition is measured ±500 mV from steady state with a 5 pF load (including scope and jig). This parameter is sampled and not 100% tested.

<sup>36.</sup> If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of tPWE or (tHZWE + tSD) to allow the I/O drivers to turn off and data to be placed on the bus for the required tSD. If OE is HIGH during a R/Wn controlled write cycle, this requirements does not apply and the write pulse can be as short as the specified tPWE.



### **Switching Waveforms (continued)**

Figure 9. Busy Timing Diagram No. 1 (CE Arbitration)[38]





Figure 10. Busy Timing Diagram No. 2 (ADDR Arbitration) $^{[38]}$ 




#### Note


38. If tPS is violated, the busy signal will be asserted on one side or the other, but there is no guarantee to which side BUSY will be asserted.



## **Switching Waveforms (continued)**

Figure 11. Interrupt Timing Diagrams







 $<sup>\</sup>begin{array}{l} \textbf{Notes} \\ 39. \ \text{Parameter} \ t_{\text{INS}} \ \text{or} \ t_{\text{INR}} \ \text{depends on which enable pin} \ (\overline{\text{CE}}_L \ \text{or} \ R/\overline{W}_L) \ \text{is asserted last.} \\ 40. \ \text{Parameter} \ t_{\text{HA}} \ \text{depends on which enable pin} \ (\overline{\text{CE}}_L \ \text{or} \ R/W_L) \ \text{is deasserted first.} \\ \end{array}$ 



## **Switching Waveforms (continued)**

Figure 12. Interrupt Timing Diagrams





#### Notes


<sup>41.</sup> Parameter  $t_{INS}$  or  $t_{INR}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is asserted last. 42. Parameter  $t_{HA}$  depends on which enable pin  $(\overline{CE}_L \text{ or } R/\overline{W}_L)$  is deasserted first.



### **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
1 K × 8	Dual-port SRAM			
15	CY7C131AE-15JXI	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Industrial
	CY7C131E-15NXI	51-85042	52-pin Pb-free Plastic Quad Flatpack	
25	CY7C131E-25JXC	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Commercial
	CY7C131E-25NXC	51-85042	52-pin Pb-free Plastic Quad Flatpack	
55	CY7C131E-55JXC	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Commercial
	CY7C131E-55NXC	51-85042	52-pin Pb-free Plastic Quad Flatpack	
	CY7C131E-55JXI	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Industrial
	CY7C131E-55NXI	51-85042	52-pin Pb-free Plastic Quad Flatpack	
2 K × 8	Dual-port SRAM			
25	CY7C136E-25JXC	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Commercial
	CY7C136E-25NXC	51-85042	52-pin Pb-free Plastic Quad Flatpack	
	CY7C136E-25JXI	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Industrial
55	CY7C136E-55JXC	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Commercial
	CY7C136E-55NXC	51-85042	52-pin Pb-free Plastic Quad Flatpack	
	CY7C136AE-55JXI	51-85004	52-pin Pb-free Plastic Leaded Chip Carrier	Industrial
	CY7C136AE-55NXI	51-85042	52-pin Pb-free Plastic Quad Flatpack	

### **Ordering Code Definitions**





### **Package Diagrams**

Figure 13. 52-pin PLCC (0.756 x 0.756 Inches) J52 Package Outline, 51-85004





Figure 14. 52-pin PQFP (10 × 10 × 2.0 mm) N5210 Package Outline, 51-85042





### **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
ŌĒ	Output Enable
PLCC	Plastic Leaded Chip Carrier
PQFP	Plastic Quad Flat Package
SRAM	Static Random Access Memory
TTL	Transistor-Transistor Logic
WE	Write Enable

### **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
μΑ	microampere
mA	milliampere
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



### Appendix: Silicon Errata for CY7C131E/131AE/136E/136AE 1K/2K x 8 Dual Port Static RAM

This section describes the errata for the 1K/2K × 8 Dual Port Static RAM, CY7C131E/131AE/136AE. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

#### Part Numbers Affected

Part Number	Device Characteristics
CY7C131E/AE	All Speed Grades
CY7C136E/AE	All Speed Grades

#### CY7C131E/131AE/136E/136AE Qualification Status

Product Status: In Production

#### CY7C131E/131AE/136E/136AE Errata Summary

This table defines the errata applicability to available CY7C131E/131AE/136E/136AE family devices. An "X" indicates that the errata pertains to the selected device.

Note Errata items, in the table below, are hyperlinked. Click on any item entry to jump to its description.

Items	Part Number	Silicon Revision	Fix Status
[1] Chip Disable Issue	CY7C131E/131AE/136E/13 6AE	L 3	Fix in progress. Fixed samples to be available from early April 2012.

#### 1. Chip Disable Issue

#### **■** Problem Definition

Chip Enable pin (CE) does not tristate I/Os of the Dual Port RAM under certain input conditions.

### **■** Parameters Affected

t<sub>HZCE</sub> ( $\overline{\text{CE}}$  HIGH to High Z).  $\overline{\text{CE}}$  HIGH does not tristate the I/Os.

### ■ Trigger Condition(s)

Output Enable pin  $(\overline{OE})$  held LOW,  $R/\overline{W}$  held HIGH and when chip is disabled  $(\overline{CE})$  pin held HIGH).

#### ■ Scope of Impact

Bus contention in shared bus architectures where data and control lines are shared. There is no impact of this issue in standalone architectures where data and control lines are not shared.

#### ■ Workaround

Solutions to prevent bus contention:

- 1. The  $\overline{\text{OE}}$  signal should be held HIGH when  $\overline{\text{CE}}$  is disabled. This will ensure the data lines are tri-stated.
- 2. The R/W signal can be LOW(write mode) when CE is disabled. This prevents the Dual Port RAM from driving the data lines. Since CE is disabled, the memory is not corrupted.

If these workarounds are not suitable for your application, Cypress will provide fixed samples that do not exhibit the chip disable issue. The timeline for this is mentioned in the Fix Status section.

#### ■ Fix Status

This chip disable issue will be fixed in the new samples and will be available by early April 2012. Support for older parts (CY7C131/131A/136/136A) will be continued until early April 2012.

Document Number: 001-64231 Rev. \*E Page 18 of 20



## **Document History Page**

	t Title: CY7C <sup>,</sup> t Number: 00		131AE/CY7C13	6E/CY7C136AE, 1 K / 2 K × 8 Dual-port Static RAM
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	3038037	ADMU	09/24/2010	New data sheet
*A	3394800	ADMU	10/04/2011	Changed status from Preliminary to Final. Updated Maximum Ratings (Removed (Pin 48 to Pin 24)). Updated Electrical Characteristics (changed minimum value of $I_{OZ}$ parameter from $-10~\mu A$ to $-20~\mu A$ , changed maximum value of $I_{OZ}$ parameter from $+10~\mu A$ to $+20~\mu A$ and changed maximum value of $I_{SB3}$ from 0.5 mA to 15 m for both Commercial and Industrial temperature ranges). Updated Package Diagrams (Updated revision of 51-85004 from *B to *C an revision of 51-85042 from *A to *C). Updated in new template.
*B	3403147	ADMU	10/12/2011	No technical updates.
*C	3435230	ADMU	11/17/2011	Updated Features (Removed a feature "Expandable data bus width to 16 billion or more using Master/Slave chip select when using more than one device and updated another feature to read as "BUSY output flag to indicate access to the same location by both ports."  Updated Functional Description (Updated the sentence in the first paragraph to read as "The CY7C131E / CY7C131AE / CY7C136E / CY7C136AE can be used as a standalone dual-port static RAM.".  Updated Note 2 to read as "BUSY is a push-pull output. No pull-up resist required.".  Updated Note 3 to read as "Interrupt: push-pull output. No pull-up resist required.".  Updated Maximum Ratings (Removed "(per MIL-STD-883, Method 3015)" Updated Electrical Characteristics (Removed the Note "See the last page this specification for Group A subgroup testing information." and its reference in Parameter column.).  Updated Capacitance[10] (Changed maximum value of C <sub>IN</sub> parameter from a pF to 15 pF).  Updated AC Test Loads and Waveforms.  Updated Switching Characteristics (Removed the Note "See the last page this specification for Group A subgroup testing information." and its reference in Parameter column.).  Updated Switching Characteristics (Changed the minimum value of to the parameter column.).  Updated Switching Characteristics (Changed the minimum value of to the parameter column.).  Updated Switching Characteristics (Changed the minimum value of to the parameter column.).  Updated Switching Characteristics (Changed the minimum value of to the parameter column.).  Updated Switching Characteristics (Changed the minimum value of to the parameter column.).  Updated Switching Characteristics (Changed the minimum value of to the parameter column.).
*D	3620277	ADMU	06/15/2012	Added footnotes 9, 13, 17, 20, 36, 37, 39, 40, 41, and 42. Missing overbars updated. Removed "Slave Diagrams". Updated Figure 3 with value 5 ns. Updated Maximum Ratings (updated Static discharge voltage from 2001 V 1100 V). Corrected the typo in Electrical Characteristics. Updated Package Diagrams (51-85042 from Rev *C to *D). Updated I <sub>CC</sub> parameters in Electrical Characteristics table. Updated Typical Operating Current parameters in Selection Guide.
*E	3997575	ADMU	05/15/2013	Updated Package Diagrams: spec 51-85004 – Changed revision from *C TO *D. Added Appendix: Silicon Errata for CY7C131E/131AE/136E/136AE 1K/2K



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory

cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2010-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.