

# 512K x 32 SRAM MODULE

# PUMA 2/77SV16000/A - 020/025/35

Issue 1.0: January 2000


11403 West Bernado Court, Suite 100, San Diego, CA 92127. Tel No: (001) 858 674 2233, Fax No: (001) 858 674 2230


#### Description

Available in PGA (PUMA 2) and Gullwing (PUMA 77) Features footprints, the PUMA \*\*SV16000 is a 3.3V 16 MBit • 16MBit Fast SRAM Module. SRAM module user configurable as 512K x 32, 1M x 16 or 2M x 8. The device is available with fast access times of 20, 25 and 30ns. A low power standby and Data\* Retention mode is available. The device may be Operating Power 1330 / 1800 / 2850 mW (max). screened in accordance with MIL-STD-883.

16,777,216 bit CMOS High Speed Static RAM

- Fast Access times of 20/25/35ns.
- Configurable as 8 / 16 / 32 bit wide output.
- Standby CMOS 145mW (max).
- · Low voltage data retention.
- Single 3.3V±10% Power supply.
- TTL compatible inputs and outputs.
- May be screened in accordance with MIL-STD-883.
- PUMA 2 66 pin ceramic PGA
- PUMA77 68 pin ceramic Gullwing





#### **Pin Functions**

A0~A18 Address Inputs D0~D31 Data Inputs/Outputs CS1~4 ŌĒ Chip Select Output Enable WE1~4 Write Enable NC No Connect Power (+5V) **GND** Ground V<sub>cc</sub>

### DC OPERATING CONDITIONS

## Absolute Maximum Ratings (1)

Voltage on any pin relative to V <sub>ss</sub> (2)	$V_{\tau}$	-0.5V to +4.6	V
Power Dissipation	$P_{D}^{'}$	4	W
Storage Temperature	$T_{STG}^{STG}$	-55 to +150	°C

Notes (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 2.0V for less than 10ns.

Recommended Operating Conditions										
Parameter	Symbol	min	typ	max	units					
Supply Voltage	V <sub>cc</sub>	3.0	3.3	3.6	V					
Input High Voltage	VIH	2.0	-	$V_{cc}$ +0.3	V					
Input Low Voltage	V <sub>"</sub> "	-0.3	-	0.8	V					
Operating Temperature	T <sub>A</sub>	0	-	70	°C					
	$T_{Al}^{n}$	-40	-	85	°C	(Suffix I)				
	T <sub>AM</sub>	-55	-	125	°C	(Suffix M, MB)				

DC Electrical Characteristics ( $V_{CC}$ =3.3 $V$ ±10%, $T_A$ =-55°C to +125°C)										
Parameter S	ymbol	Test Condition	min	<i>typ</i> <sup>(1)</sup>	max	Unit				
Input Leakage Current Address, OE	I <sub>LI1</sub>	$V_{IN} = 0V$ to $V_{CC}$	-8	-	8	μΑ				
WE, CS	l <sub>LI2</sub>	$V_{IN} = 0V \text{ to } V_{CC}$	-2	-	2	μΑ				
Output Leakage Current	$I_{LO}$	$\overline{CS}^{(2)} = V_{IH}$ or $\overline{OE} = V_{IH}$ , $V_{I/O} = 0V$ to $V_{CC}$	-8	-	8	μΑ				
		$\overline{WE}^{(2)} = V_{IL}$								
Average Supply Current 32 bit	I <sub>CC32</sub>	$\overline{\text{CS}}^{(2)} = V_{\text{IL}}$ , Minumum cycle, $I_{\text{I/O}} = 0$ mA								
		$\overline{WE}^{(2)} = V_{IL}$ or $\overline{WE}^{(2)} = \overline{OE} = V_{IH}$ , 100% duty.	-	-	790	mΑ				
16 bit	$I_{CC16}$	As above	-	-	500	mΑ				
8 bit	$I_{CC8}$	As above	-	-	370	mΑ				
Standby Supply Current TTLlevels	$I_{SB}$	$\overline{\text{CS}}^{(2)} = V_{\text{IH}} V_{\text{CC}} = 5.5 \text{V}$	-	-	240	mΑ				
CMOS levels	I <sub>SB1</sub>	$\overline{CS}^{(2)} \ge V_{CC}^{-0.2V}, 0.2V \ge V_{IN}^{-0.2V} \ge V_{CC}^{-0.2V}$	-	-	40	mΑ				
Output Voltage Low	$V_{OL}$	$I_{OL} = 8.0 \text{ mA}$	-	-	0.4	V				
Output Voltage High	V <sub>OH</sub>	$I_{OH} = -4.0 \text{ mA}$	2.4	-	-	V				

Notes: (1) Typical values are at  $V_{\rm CC}$ =3.3V, $T_{\rm A}$ =25 $^{\circ}$ C and specified loading.

(2)  $\overline{\text{CS}}$  and  $\overline{\text{WE}}$  above are accessed through  $\overline{\text{CS1-4}}$  and  $\overline{\text{WE1-4}}$  respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

Capacitance (V <sub>CC</sub> =3.3V±10%,T <sub>A</sub> =25°C) Note: These parameters are calculated and not measured.									
Parameter	Symbol	Test Condition	typ	max	Unit				
Input Capacitance Address, OE		V <sub>IN</sub> =0V	-	34	pF				
WE1~4, CS1~4	$C_{IN2}$	$V_{IN}=0V$	-	6	pF				
I/O Capacitance D0~31	C <sub>I/O</sub>	V <sub>1/0</sub> =0V	-	42	pF (8 bit mode)				

### **Operating Modes**

The Table below shows the logic inputs required to control the operating modes of each of the SRAMs on the device.


Mode	<u>cs</u>	ŌĒ	WE	V <sub>cc</sub> Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	I <sub>SB1</sub> ,I <sub>SB2</sub>	High Z	Power Down
Output Disable	0	1	1	I <sub>cc</sub>	High Z	
Read	0	0	1	I <sub>cc</sub>	D <sub>OUT</sub>	Read cycle
Write	0	Х	0	I <sub>cc</sub>	D <sub>IN</sub>	Write Cycle

$$1 = V_{IH}$$

Note:  $\overline{\text{CS}}$  above is accessed through  $\overline{\text{CS1-4}}$  and  $\overline{\text{WE}}$  is accessed through  $\overline{\text{WE1-4}}$ . For correct operation,  $\overline{\text{CS1-4}}$  and WE1~4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation.

Low V <sub>cc</sub> Data Retention Characteristics - L Version Only (T <sub>A</sub> =-55°C to +125°C)									
Parameter	Symbol	Test Condition	min	typ	max	Unit			
V <sub>cc</sub> for Data Retention	$V_{_{\mathrm{DR}}}$	CS1~4 ≥ V <sub>cc</sub> -0.2V	2.0	-	3.6	V			
Data Retention Current	I <sub>CCDR</sub>	$V_{CC} = 3.0V$ , $\overline{CS1} \sim 4 \ge V_{CC} \sim 0.2V$ ,							
		$0.2V \ge V_{IN} \ge V_{CC}^{-} - 0.2V$	-	-	28	mA			
Chip Deselect to Data Retention	t <sub>CDR</sub>	See Retention Waveform	0	-	-	ns			
Operation Recovery Time	t <sub>R</sub>	See Retention Waveform	5	-	-	ms			

# **AC Test Conditions**



 $<sup>\</sup>begin{aligned} &1 = V_{_{IH}}, \\ &0 = V_{_{IL}}, \\ &X = Don't \ Care \end{aligned}$ 

<sup>\*</sup>Input pulse levels: 0.0V to 3.0V

<sup>\*</sup>Input rise and fall times: 3 ns

<sup>\*</sup>Input and Output timing reference levels: 1.5V

<sup>\*</sup>V\_=3.3V±10%

<sup>\*</sup>PÜMA module is tested in 32 bit mode.


### **AC OPERATING CONDITIONS**

# Read Cycle

		02	20	02	25	3	<i>5</i>	
Parameter	Symbol	min	max	min	max	min	max	Units
Read Cycle Time	t <sub>RC</sub>	20	-	25	-	35	-	ns
Address Access Time	$t_{AA}$	-	20	-	25	-	35	ns
Chip Select Access Time	$t_{\sf ACS}$	-	20	-	25	-	35	ns
Output Enable to Output Valid	$t_{OE}$	-	10	-	15	-	15	ns
Output Hold from Address Change	$t_{OH}$	5	-	5	-	5	-	ns
Chip Selection to Output in Low Z	t <sub>CLZ</sub>	5	-	5	-	5	-	ns
Output Enable to Output in Low Z	t <sub>OLZ</sub>	5	-	0	-	0	-	ns
Chip Deselection to Output in High Z	B) t <sub>CHZ</sub>	-	10	0	10	0	10	ns
Output Disable to Output in High Z <sup>(3)</sup>	$t_{OHZ}$	0	10	0	10	0	10	ns

Write Cycle								
		02	20	02	25	3	5	
Parameter	Symbol	min	max	min	max	min	max	Unit
Write Cycle Time	$t_{wc}$	20	-	25	-	35	-	ns
hip Selection to End of Write	t <sub>cw</sub>	15		15	-	15	-	ns
ddress Valid to End of Write	t <sub>AW</sub>	15	-	15	-	15	-	ns
ldress Setup Time	t <sub>AS</sub>	0	-	0	-	0	-	ns
te Pulse Width	$t_{WP}$	15	-	15	-	15	-	ns
te Recovery Time	$t_{WR}$	0	-	0	-	0	-	ns
te to Output in High Z	$t_{wHZ}$	0	10	0	10	0	10	ns
ta to Write Time Overlap	$t_{\scriptscriptstyleDW}$	10	-	10	-	10	-	ns
ta Hold from Write Time	$t_{_{DH}}$	0	-	0	-	0	-	ns
tput Active from End of Write	$t_{ow}$	5	-	5	-	5	-	ns


# Read Cycle Timing Waveform (1,2)




#### Notes:

- (1) During the Read Cycle, WE is high for the module.
- (2) Address valid prior to or coincident with  $\overline{\text{CS}}$  transition Low.
- (3)  $t_{CHZ}$  and  $t_{OHZ}$  are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

### **Write Cycle No.1 Timing Waveform**




#### Write Cycle No.2 Timing Waveform (5)



#### **AC Characteristics Notes**

- (1) A write occurs during the overlap  $(t_{WP})$  of a low  $\overline{CS}$  and a low  $\overline{WE}$ .
- (2)  $t_{WR}$  is measured from the earlier of  $\overline{CS}$  or  $\overline{WE}$  going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the  $\overline{\text{CS}}$  low transition occurs simultaneously with the  $\overline{\text{WE}}$  low transition or after the  $\overline{\text{WE}}$  low transition, outputs remain in a high impedance state.
- (5)  $\overline{OE}$  is continuously low.  $(\overline{OE}=V_{\parallel})$
- (6)  $D_{OUT}$  is in the same phase as written data of this write cycle.
- (7)  $D_{OUT}$  is the read data of next address.
- (8) If  $\overline{\text{CS}}$  is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9) t<sub>WHZ</sub> and t<sub>OHZ</sub> are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

#### Low V<sub>cc</sub> Data Retention Timing Waveform



0.76 (0.030) 1.78

(0.070)


€ 5.44 (0.214) max

70.10 (0.004)


20.57 (0.810) sq. 20.10 (0.790) sq. 24.13 (0.950) sq. 23.62 (0.930) sq.

#### **Package Details**

#### PUMA77SV16000



#### PUMA 2SV16000



D13 🗆 24


D14 🗆 25

D15 🗆 26

#### PUMA 77SV16000

#### 8 7 6 5 4 3 2 1 68 67 66 65 64 63 62 61 60 D16 10 59 D17 D1 🗆 11 D2 🗆 12 57 D19 D3 🗆 13 D4 🗆 14 56 🗆 D20 55 D21 54 D22 D5 🗆 15 VIEW D6 🗆 16 D7 🗖 17 53 D23 **FROM** 52 GND 51 D24 GND □ 18 **ABOVE** D8 🗆 19 50 D25 D9 🗆 20 D10 🗆 21 49 🗆 D26 48 D27 47 D28 D11 🗆 22 D12 🗆 23

#### PUMA 77SV16000A



PUMA 2SV16000

VCC | A11 | A12 | A13 | A14 | A15 | A14 | A15 | A16 | A16 | A16 | A17 | A18 |

46 D29


45 D30 44 D31

# **Military Screening Procedure**

MultiChip Screening Flow for high reliability product in accordance with Mil-883 method 5004 shown below

MB MULTICHIP MODULE SCREENING FLOW							
SCREEN	TEST METHOD	LEVEL					
Visual and Mechanical							
Internal visual Temperature cycle Constant acceleration	2017 Condition B or manufacturers equivalent 1010 Condition B (10 Cycles,-55°C to +125°C) 2001 Condition E (Y <sub>1</sub> only) (10,000g)	100% 100% 100%					
Burn-In							
Pre-Burn-in electrical Burn-in	Per applicable device specifications at T <sub>A</sub> =+25°C Method 1015,Condition D,T <sub>A</sub> =+125°C,160hrs min	100% 100%					
Final Electrical Tests	Per applicable Device Specification						
Static (dc)	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%					
Functional	<ul> <li>a) @ T<sub>A</sub>=+25°C and power supply extremes</li> <li>b) @ temperature and power supply extremes</li> </ul>	100% 100%					
Switching (ac)	a) @ T <sub>A</sub> =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%					
Percent Defective allowable (PDA)	Calculated at post burn-in at T <sub>A</sub> =+25°C	10%					
Hermeticity	1014						
Fine Gross	Condition A Condition C	100% 100%					
Quality Conformance	Per applicable Device Specification	Sample					
External Visual	2009 Per vendor or customer specification	100%					

#### **Ordering Information**



#### Note:

Although this data is believed to be accurate, the information contained herein is not intended to and does not create any warranty of merchantibility or fitness for a particular purpose.

Our products are subject to a constant process of development. Data may be changed at any time without notice. Products are not authorised for use as critical components in life support devices without the express written approval of a company director.