

Z86116CMOS Z8 PN MODULATOR WIRELESS CONTROLLER

FEATURES

Part	ROM	RAM*	Speed		
Z86116	1 KB	124 KB	12 MHz		
Note: *Gene	ral-Purpose				

- 18-Pin DIP and SOIC Packages
- 3.0V to 5.5V Operating Range
- On-Chip PN Modulator for Spread Spectrum Communications
- Low-Power Consumption
- Expanded Register File (ERF)

- 12 Input/Output Lines (One with Comparator Input)
- Two Programmable 8-Bit Counter/Timers with each
 6-Bit Programmable Prescaler
- Watch-Dog (WDT)/Power-On Reset Timer (POR)
- Analog Comparator with Programmable Interrupt Polarity
- On-Chip Oscillator that Accepts a RC, or External Clock Drive
- Low -Voltage Protection/Low-EMI Option
- 0° to +70°C Temperature Range

GENERAL DESCRIPTION

The Z86116 Wireless Controller is a member of the Z8[®] MCU family baesd on Zilog's 8-bit microcontroller core. The Z86116 is designed with specific features for wireless spread spectrum applications using direct sequence pseudo-noise (PN) modulation.

Three address spaces are available to support this wide range of configurations; Program Memory, Register File, and Expanded Register File (ERF). Through ERF, the designer has access to three additional control registers that provide extra peripheral devices, I/O ports, and register addresses.

For applications demanding powerful I/O capabilities, the Z86116's dedicated input and output lines are grouped into two ports, and are configurable under software control to provide timing, status signals, or parallel I/O.

Notes: All signals with a preceding front slash "/", are active Low. For example, B//W (WORD is active Low); /B/W (BYTE is active Low, only).

Power connections follow conventional descriptions below:

Connection	Circuit	Device
Power	V _{CC}	V _{DD}
Ground	GND	V _{SS}

GENERAL DESCRIPTION (Continued)




Figure 1. Functional Block Diagram

PIN DESCRIPTION




Figure 2. 18-Pin DIP/SOIC Pin Configuration

Table 1. 18-Pin DIP/SOIC Pin Identification

No	Symbol	Function	Direction
1-4	P24-27	Port 2, Pins 4, 5, 6, 7	In/Output
5	V _{CC}	Power Supply	Input
6	RC2	RC Oscillator Clock	Output
7	RC1	RC Oscillator Clock	Input
8-9	P31, P33	Port 3, Pins 1, 3	Fixed Input
10	TM BASE	Time Base Clock	Input
11	GND	Ground	
12-13	P35-36	Port 3, Pins 5, 6	Fixed Output
14	GND	Ground	
15-18	P20-23	Port 2, Pins 0, 1, 2, 3	In/Output

ABSOLUTE MAXIMUM RATING

Sym	Description	Min	Max	Units
$\overline{V_{CC}}$	Supply Voltage*	-0.3	+7.0	V
T _{STG}	Storage Temp	- 65	+150	С
T_A	Oper Ambient Temp	†		С

Notes:

- 1. *Voltage on all pins with respect to GND.
- 2. † See Ordering Information

Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; operation of the device at any condition above those indicated in the operational sections of these specifications is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.

STANDARD TEST CONDITIONS

The characteristics listed below apply for standard test conditions as noted. All voltages are referenced to ground. Positive current flows into the referenced pin (Figure 3).




Figure 3. Test Load Configuration

DC ELECTRICAL CHARACTERISTICS

		T _A = 0°C to +70°C		Typical				
Sym	Parameter	v_{cc}	Min	Max	@ 25°C	Units	Conditions	Notes
	Max Input Voltage	3.0V		12		V	I _{IN} ≤ 250 μA	
		5.5V		12		٧	I _{IN} ≤ 250 μA	
V _{CH}	Clock Input High Voltage	3.0V	0.9 V _{CC}	V _{CC} +0.3	2.4	V	Driven by External Clock Generator	
		5.5V	0.9 V _{CC}	V _{CC} +0.3	3.9	V	Driven by External Clock Generator	
V _{CL}	Clock Input Low Voltage	3.0V	V _{SS} -0.3	0.2 V _{CC}	1.6	V	Driven by External Clock Generator	
		5.5V	V _{SS} -0.3	0.2 V _{CC}	2.7	٧	Driven by External Clock Generator	
$\overline{V_{IH}}$	Input High Voltage	3.0V	0.7 V _{CC}	V _{CC} +0.3	1.8	٧		
		5.5V	$0.7\mathrm{V_{CC}}$	V _{CC} +0.3	2.8	V		
$\overline{V_{IL}}$	Input Low Voltage	3.0V	V _{SS} -0.3	0.2 V _{CC}	1.0	٧		
		5.5V	V _{SS} -0.3	0.2 V _{CC}	1.5	٧		
V_{OH}	Output High Voltage	3.0V	V _{CC} -0.4		3.1	V	$I_{OH} = -2.0 \text{ mA}$	
• • • • • • • • • • • • • • • • • • • •		5.5V	V _{CC} -0.4		4.8	V	$I_{OH} = -2.0 \text{ mA}$	
$\overline{V_{OL1}}$	Output Low Voltage	3.0V		0.8	0.2	V	I _{OL} =+4.0 mA	
		5.5V		0.4	0.1	V	l _{OL} =+4.0 mA	
$\overline{V_{OL2}}$	Output Low Voltage	3.0V		1.0	0.4	٧	I _{OL} = 6 mA, 3 Pin Max	
		5.5V		1.0	0.5	٧	$I_0 = +12 \text{ mA}, 3 \text{ Pin Max}$	
VOFESE	Comparator Input Offset	3.0V		25	10	mV		
002	Voltage	5.5V		25	10	mV		
I _{IL}	Input Leakage	3.0V	-1.0	1.0		•	$V_{IN} = O_V, V_{CC}$	
	(Input bias current of comparator)	5.5V	-1.0	1.0			$V_{IN} = O_{V}, V_{CC}$	
IOL	Output Leakage	3.0V	-1.0	1.0		-	$V_{IN} = O_{V}, V_{CC}$	
		5.5V	-1.0	1.0		μА	$V_{IN} = O_{V}, V_{CC}$	
Icc	Supply Current	3.0V		8.0	4.5	mΑ	@ 12 MHz	2,3
		5.5V		15	9.0	mΑ	@ 12 MHz	2,3
		4.5V		15	10	μA	10 kHz; external RC	2,3

DC ELECTRICAL CHARACTERISTICS (Continued)

			T _A = 0°C	to +70°C	Typical			
Sym	Parameter	V _{CC}	Min	Max	@ 25°C	Units	Conditions	Notes
I _{CC1}	Standby Current (HALT Mode)	3.0V		4.5	2.0	mA	HALT Mode V _{IN} =0 _V , V _{CC} @12 MHz	2,3
		5.5V		7.0	4.0	mA	HALT Mode V _{IN} =0V, V _{CC} @ 12 MHz	2,3
		3.0V		2.0	1.0	mA	• •	2,3
		5.5V		4.5	2.5	mA	Clock Divide-by-16 @ 12 MHz	2,3
I _{CC2}	Standby Current (STOP Mode)	3.0V	-	10	1.0	μА	STOP Mode V _{IN} = O _V ,	4
	(OTOT Widde)	5.5V		10	3.0	μΑ	V_{CC} WDT is not Running STOP Mode $V_{IN} = O_V$, V_{CC} WDT is not Running	4
		3.0V		TBD	160	μΑ	-	4
		5.5V		TBD	200	μА	-	4
		5.5V		12	5	μА		6
T _{POR}	Power-On Reset	3.0V	7	24	13	ms		
		5.5V	3	13	7	ms		
V _{LV}	V _{CC} Low Voltage Protection Voltage			3.0		V	2 MHz max Ext. CLK Freq.	1

Notes:

- 1. V_{LV} increases as the temperature decreases.
- 2. All outputs unloaded, I/O pins floating, inputs at either rail, TMBASE clock input grounded.
- 3. $C_{L1} = C_{L2} = 100 \text{ pF}$
- 4. Same as note 2 except inputs at V_{CC}.
- 5. Low EMI oscillator selected; SCLK = RC1/2;
 - 10 kHz external oscillator with the comparator not enabled 10 μA .
 - 10 kHz external oscillator with the comparator enabled 310 μA
 - RC selected for WDT; 10 kHz RC oscillator
 - (corresponding to R = $1.2M\Omega$ C~ 68 pF), comparator is off.
- 6. Z8 in STOP Mode off; WDT off.
 - TMBASE selected; as Z8 system clock source
 - Time base counter enabled; $V_{CC} = 5.5V$.

AC ELECTRICAL CHARACTERISTICS




Figure 4. Additional Timing

AC ELECTRICAL CHARACTERISTICS

	T _A =0°C to +70°C									
				12	MHz					
No	Sym	Parameter	V _{CC}	Min	Max	Units	Notes			
1	TpC	Input Clock Period	3.3V	83	100,000	ns	1			
			5.0V	83	100,000	ns	1			
2	TrC,TfC	Clock Input Rise	3.3V		15	ns	1			
		and Fall Times	5.0V		15	ns	1			
3	TwC	Input Clock Width	3.3V	26		ns	1			
			5.0V	26		ns	1			
4	TwTinL	Timer Input	3.3V	100		ns	1			
		Low Width	5.0V	70		ns	1			
5	TwTinH	Timer Input	3.3V	3TpC			1			
		High Width	5.0V	3ТрС			1			
6	TpTi	Timer Input Period	3.3V	8ТрС			1			
			5.0V	8TpC			1			
7	TrTin,	Timer Input Rise	3.3V		100	ns	1			
	TtTin	and Fall Timer	5.0V		100	ns	1			
8	TwlL	Int. Request	3.3V	100		ns	1,2			
		Low Time	5.0V	70		ns	1,2			
9	TwIH	Int. Request High	3.3V	ЗТрС			1,2			
		Time	5.0V	3TpC			1,2			
10	Twsm	Stop-Mode	3.3V	12	-11	ns				
		Recovery	5.0V	12		ns				
		Width Spec								
11	Tost	RC Oscillator	3.3V		5TpC	ms	Reg.4			
		Start-up Time	5.0V		5TpC	ms	_			
	Twdt	Watch-Dog Timer	3.3V	15		ms	5			
		Refresh Time								
·			5.0V	5		ms	D0=0 (6, D1=0			
							6			
			3.3V	30		ms	D0=1			
							6			
			5.0V	16		ms	D1=0			
							6			
			3.3V	60		ms	D0=0			
							6			
			5.0V	25		ms	D1=1			
							6			
			3.3V	250		ms	D0=1			
							6			
			5.0V	120		ms	D1=1			
							6			

Notes:

- 1. Timing Reference uses 0.9 V_{CC} for a logic 1 and 0.1 V_{CC} for a logic 0.
- 2. Interrupt request through Port 3 (P33-P31)
- 3. 5.0V ±0.5V, 3.3V ±0.3V
- 4. SMR-D5 = 0
- 5. Reg. WDTMR
- 6. WDT Oscillator only.

Pre-Characterization Product:

The product represented by this CPS is newly introduced and Zilog has not completed the full characterization of the product. The CPS states what Zilog knows about this product at this time, but additional features or non-conformance with some aspects of the CPS may be found,

either by Zilog or its customers in the course of further application and characterization work. In addition, Zilog cautions that delivery may be uncertain at times, due to start-up yield issues.

© 1997 by Zilog, Inc. All rights reserved. No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Zilog, Inc. The information in this document is subject to change without notice. Devices sold by Zilog, Inc. are covered by warranty and patent indemnification provisions appearing in Zilog, Inc. Terms and Conditions of Sale only. Zilog, Inc. makes no warranty, express, statutory, implied or by description, regarding the information set forth herein or regarding the freedom of the described devices from intellectual property infringement. Zilog, Inc. makes no warranty of merchantability or fitness for any purpose. Zilog, Inc. shall not be responsible for any errors that may appear in this document. Zilog, Inc. makes no commitment to update or keep current the information contained in this document.

Zilog's products are not authorized for use as critical components in life support devices or systems unless a specific written agreement pertaining to such intended use is executed between the customer and Zilog prior to use. Life support devices or systems are those which are intended for surgical implantation into the body, or which sustains life whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

Zilog, Inc. 210 East Hacienda Ave. Campbell, CA 95008-6600 Telephone (408) 370-8000 FAX 408 370-8056

Internet: http://www.zilog.com