

WIDE DRAM

512K x 8 DRAM

LOW POWER, EXTENDED REFRESH

FEATURES

- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: ten row-addresses, nine columñaddresses
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply*
- All device pins are TTL-compatible
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), HIDDEN and BATTERY BACKUP (BBU)
- Optional FAST-PAGE-MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4C8513 only)
- 1,024-cycle refresh distributed accross 128ms
- Low-power, 1mW standby; 350mW active, typical

OPTIONS	MARKIN
Timing	
60ns access	-6*
70ns access	-7
80ns access	-8
 MASKED WRITE 	
Not available	8512 L
Available	8513 L
Packages	
Plastic SOJ (400 mil)	DI
Plastic TSOP (400 mil)	TĞ
Plastic ZIP (375 mil)	Z

Part Number Example: MT4C8512DJ-7 L

GENERAL DESCRIPTION

The MT4C8512/3 L are randomly accessed solid-state memories containing 4,194,304 bits organized in a $\times 8$ configuration. Each byte is uniquely addressed through the 19 address bits during READ or WRITE cycles. The address is entered first by \overline{RAS} latching 10 bits (A0-A9) and then \overline{CAS} latching 9 bits (A0-A8).

The MT4C8513 L has NONPERSISTENT MASKED WRITE allowing it to perform WRITE-PER-BIT accesses.

PIN ASSIGNMENT (Top View) 28-Pin SOJ-28-Pin ZIP (SDB-1) (SDA-1) ŌĒ Vcc 1 28 D Vss CAS DQ1 [2 DQ5 27 DQ8 DQ6 DQ2 [3 DQ7 26 D DQ7 DQ8 DQ3 [4 25 D DQ6 Vss DQ4 [5 24 DQ5 DO₁ NC [6 "23 CAS 10 DQ2 DQ3 11 WE | 7 22 D OE 12 DQ4 NC 13 RAS [8 21 D NC A9 🛮 9 20 D A8 16 A9 A0 17 A0 🛘 10 19 🗋 A7 A1 🛘 11 18 🕽 A6 A2 19 20 A3 A2 [12 17 🗋 A5 Vcc 21 22 Vss A3 🛘 13 16 🛮 A4 Vcc [14 24 A5 15 🕽 Vss A6 25 26 A7 28 NC 28-Pin TSOP (SDE-1) Vcc □ 1 □ Vss DQ1 世 2 BOG E DQ2 🖂 3 26 DQ7 DQ3 🖂 4 25 D DQ6 DQ4 四 5 24 D DQ5 NC III 6 □ CAS 23 we 四 7 22 bo GE RAS I 21 D NC A9 🖂 20 D A8 A0 四 10 19 ED A7

18 ED A6

17 D A5

16 D A4

15 🗁 Vss

A1 四 11

A2 🖂 12


A3 🖂 13

Vcc □

^{*60}ns specifications are limited to a Vcc range of ±5%.



FUNCTIONAL BLOCK DIAGRAM





PIN DESCRIPTIONS

SOJ/TSOP PIN NUMBERS	ZIP PIN NUMBERS	SYMBOL	TYPE 1	DESCRIPTION
8	15	RAS	Input	Row-Address Strobe: RAS is used to clock-in the 10 row- address bits and strobe the WE and DQs in the MASKED WRITE mode (MT4C8513 L only).
23	2	CAS	Input	Column-address Strobe: CAS is used to clock-in the 9 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
7	14	WE	Input	Write Enable: WE is used to select a READ (WE = HIGH) or WRITE (WE = LOW) cycle. WE also serves as a mask enable (WE = LOW) at the falling edge of RAS in a MASKED WRITE cycle (MT4C8513 L).
22	1	ŌĒ	Input	Output Enable: OE enables the output buffers when taken LOW during a READ access cycle. RAS and CAS must be LOW and WE must be HIGH before OE will control the output buffers. Otherwise, the output buffers are in a High-Z state.
10-13, 16-20, 9	17, 18, 19, 20, 23, 24, 25, 26, 27, 16	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by RAS and CAS to select one byte out of the 512K available words.
2-5, 24-27	9, 10, 11, 12, 3, 4, 5, 6	DQ1-DQ8	Input	Data I/O: Includes inputs, outputs or High-Z and/or output masked data input (for MASKED WRITE cycle only).
6, 21	13, 28	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 14	8, 21	Vcc	Supply	Power Supply: +5V ±10%*
15, 28	7, 22	Vss	Supply	Ground

^{*60}ns specifications are limited to a Vcc range of ±5%.



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. First RAS is used to latch 10 bits (A0-A9) then, CAS latches 9 bits (A0-A8).

The CAS control also determines whether the cycle will be a refresh cycle (RAS-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once RAS goes LOW.

READ or WRITE cycles are selected by WE. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of WE or CAS, whichever occurs last. Taking WE LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after CAS goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as CAS and OE remain LOW (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by OE and WE.

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled-in by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the FAST-PAGE-MODE operation.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS REFRESH cycle (RAS-ONLY, CBR,

or HIDDEN) so that all 1,024 combinations of \overline{RAS} addresses (A0-A9) are executed at least every 128ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BBU MODE is a CBR REFRESH performed at the extended refresh rate with CMOS input levels. This mode provides a very low-current, data-retention cycle. RAS or CAS time refers to the time at which RAS or CAS transition from HIGH to LOW).

MASKED WRITE ACCESS CYCLE (MT4C8513 L ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of \overline{WE} at \overline{RAS} time. A MASKED WRITE is selected when \overline{WE} is LOW at \overline{RAS} time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at RAS time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At CAS time, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In NONPERSISTENT MASKED WRITEs, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C8513 L MASKED WRITE operation (Note: RAS or CAS time refers to the time at which RAS or CAS transition from HIGH to LOW).






Figure 1
MT4C8513 L MASKED WRITE EXAMPLE



TRUTH TABLE

				-		ÀDDRE	SSES		
FUNCTION		RAS	CAS	WE	OE	¹R	ις.	DQs	NOTES
Standby		Н	H→X	Х	X	X	Х	High-Z	
READ		L	L	Н	L	ROW	COL	Data-Out	
EARLY-WRITE		L	L	L	Х	ROW	COL	Data-In	1
READ-WRITE		L	, L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
FAST-PAGE-	1st Cycle	L	H→L	Н	L	ROW	COL	Data-Out	
MODE READ	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	1
MODE WRITE	2nd Cycle	L	H→L	L	Х	n/a	COL	Data-In	1
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
READ-WRITE	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN	READ	L→H→L	١	I	L	ROW	COL	Data-Out	
REFRESH	WRITE	L→H→L	L	L	X	ROW	ÇOL	Data-In	1, 2
RAS-ONLY REFRES	Н	L	Н	X	X	ROW	n/a	High-Z	
CBR REFRESH	_	H→L	L	Х	Х	X	Х	High-Z	
BBU REFRESH		H→L	L	X	X	Х	Х	High-Z	

NOTE:

- 1. Data-in will be dependent on the mask provided (MT4C8513 L only). Refer to Figure 1.
- 2. EARLY-WRITE only.



ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	1V to +7V
Operating Temperature, T (ambient)	0°C to +70°C
Storage Temperature (plastic)	55°C to +150°C
Power Dissipation	1W
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C \leq T_A \leq 70°C; Vcc = 5V \pm 10%**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	VIL	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ Vcc (All other pins not under test = 0V)	lı .	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vouт ≤ 5.5V)	loz	-10	10	μΑ	
OUTPUT LEVELS Output High Voltage (Iout = -5mA)	Vон	2.4		V	
Output Low Voltage (IOUT = 4.2mA)	Vol		0.4	V	

			MAX]	
PARAMETER/CONDITION	SYMBOL	-6**	-7	-8	UNITS	NOTES
STANDBY CURRENT: TTL (RAS = CAS = ViH)	Icc1	2	2	2	mA	
STANDBY CURRENT: CMOS (RAS = CAS = Vcc -0.2V)	Icc2	200	200	200	μΑ	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ^t RC = ^t RC [MIN])	lcc3	120	110	100	mA	3, 4, 31
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = VIL, CAS, Address Cycling: ^t PC = ^t PC [MIN]; ^t CP, ^t ASC = 10ns)	ICC4	100	90	80	mA	3, 4, 31
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = Vih: RC = RC [MIN])	Iccs	120	110	100	mA	3, 31
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: ¹ RC = ¹ RC [MIN])	Icc6	110	100	90	mA	3
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = tRAS (MIN) to 300ns; WE, A0-A9 and DIN = Vcc - 0.2V (DIN may be left open), tRC = 125µs (1,024 rows at 125µs = 128ms)	Icc7	300	300	300	μΑ	3, 5, 30

^{**60}ns specifications are limited to a Vcc range of ±5%.



CAPACITANCE

PARAMETER	 SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	Ci1	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	 Cı2	7	pF	2
Input/Output Capacitance: DQ (SOJ, TSOP)	Cio	7	ρF	2
Input/Output Capacitance: DQ (ZIP)	Cio	9	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C \leq T_A \leq +70°C; V_{CC} = 5V \pm 10%*)

AC CHARACTERISTICS	-6*				-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	'RC	110		130	- WITCH	150	- max		MUIE
READ-WRITE cycle time	^t RWC	150	 	175	1	195	 	ns	
FAST-PAGE-MODE READ or WRITE cycle time	₽Ĉ	35		40		45		ns ns	
FAST-PAGE-MODE READ-WRITE cycle time	¹ PRWC	85		95		100		ns	
Access time from RAS	†RAC		60		70		80	ns	14
Access time from CAS	¹CAC		15		20		20	ns	15
Output Enable time	'OE		15		20		20	ns	13
Access time from column-address	¹AA		30		35		40	ns	
Access time from CAS precharge	¹CPA		35		40		45	ns	
RAS pulse width	¹RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST-PAGE-MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	· · · -
RAS hold time	¹ RSH	15	,.,.	20	100,000	20	100,000	ns	
RAS precharge time	^t RP	40		50	† 	60	+-+	ns	
CAS pulse width	¹CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	^t CSH	60		70	100,000	80	1.00,000	ns	
CAS precharge time	¹ CPN	10		10	 	10	 	ns	16
CAS precharge time (FAST-PAGE-MODE)	¹ CP	10		10		10	\vdash	ns	
RAS to CAS delay time	¹ RCD	20	45	20	50	20	60	ns	17
CAS to RAS precharge time	¹ CRP	10	 	10	"	10	+ -00	ns	
Row-address setup time	^t ASR	0		0		0	†	ns	
Row-address hold time	^t RAH	10	 	10	 	10	 	ns	
RAS to column- address delay time	^t RAD	15	30	15	35	15	40	ns	18
Column-address setup time	^t ASC	0		0		0	1	ns	
Column-address hold time	¹ CAH	10		15	T +	15		ns	
Column-address hold time referenced to RAS)	¹AR	50		55		60		ns	
Column-address to RAS lead time	^t RAL	30		35		40		ns	-
Read command setup time	¹RCS	0		0	 	0	 	ns	26
Read command hold time referenced to CAS)	^t RCH	0		0		0		ns	19, 26

^{*60}ns specifications are limited to a Vcc range of ±5%.



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C $\leq T_A \leq +70$ °C; Vcc = 5V $\pm 10\%$ *)

AC CHARACTERISTICS		•	6* '		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read command hold time (referenced to RAS)	trrh.	0		0		0		ns	19
CAS to output in Low-Z	· 'CLZ	3		3		3		ns	32
Output buffer turn-off delay	¹OFF	-3	15	3	15	3	15	ns	20, 29, 32
Output disable time	'OD	~3	15	3	15	3	15	ns	29, 32
Write command setup time	¹WCS	0		0		0.		ns	21, 26
Write command hold time	¹WCH	10		10	Ì	10		ns	26
Write command hold time (referenced to RAS)	¹WCR	45		55		60		ns	26
Write command pulse width	¹WP	10		10		10		ns	26
Write command to RAS lead time	^t RWL	15		20		20		ns	26
Write command to CAS lead time	^t CWL	15		20		20		ns	26
Data-in setup time	¹DS	0		0		0		ns	22
Data-in hold time	¹DH ·	10		15		15		ns	22
Data-in hold time	^t DHR	45		55		60		ns	
(referenced to RAS)									
RAS to WE delay time	^t RWD	85		95		105		ns	21
Column-address	^t AWD	55		60		65		ns	21
to WE delay time									
CAS to WE delay time	CWD	40		45		45		ns	21
Transition time (rise or fall)	ŀΤ	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	^t REF	-	16		128		128	ms	
RAS to CAS precharge time	tRPC	10		10		10		ns	
CAS setup time	†CSR	10		10		10		ns	5
(CBR REFRESH)									
CAS hold time	tCHR	10		10		10		ns	5
(CBR REFRESH)			<u></u>						
MASKED WRITE command to RAS	WRS	0		0		0		ns	26
setup time								<u> </u>	
WE hold time to RAS	¹WRH	10		15		15		ns	26
(MASKED WRITE)								<u> </u>	
MASKED Data to RAS setup time	^t MS	0		0		0		ns	26, 27
MASKED Data to RAS hold time	^t MH	15		15		15		ns	26, 27
OE hold time from WE during	' OEH	15	1	20		20		ns	28
READ-MODIFY-WRITE cycle								1	
OE setup prior to RAS during HIDDEN REFRESH cycle	ORD	0		0	_	0		ns	

^{*60}ns specifications are limited to a Vcc range of ±5%.




NOTES


- All voltages referenced to Vss.
- 2. This parameter is sampled. $Vcc = 5V \pm 10\%$; f = 1 MHz.
- Icc is dependent on cycle rates.
- 4. Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- 7. An initial pause of 100μs is required after power-up followed by eight RAS refresh cycles (RAS -ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the ^tREF refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- 9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If \overline{CAS} = VIH, data output is high impedance.
- 12. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to two TTL gates and 100pF, VoH = 2.0V and VoL = 0.8V.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, ^tRAC will increase by the amount that ^tRCD exceeds the value shown.
- 15. Assumes that ^tRCD ≥ ^tRCD (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS must be pulsed HIGH for CPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that ^tRAC (MAX) can be met. ^tRCD (MAX) is specified as a reference point only; if ^tRCD is greater than the specified ^tRCD (MAX) limit, access time is controlled exclusively by ^tCAC.
- 18. Operation within the ^tRAD limit ensures that ^tRCD (MAX) can be met. ^tRAD (MAX) is specified as a reference point only; if ^tRAD is greater than the specified ^tRAD (MAX) limit, access time is controlled exclusively by ^tAA.
- 19. Either ^tRCH or ^tRRH must be satisfied for a READ cycle.

- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.
- 21. ^tWCS, ^tRWD, ^tAWD and ^tCWD are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If ^tWCS ≥ ^tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If ^tRWD ≥ ^tRWD (MIN), ^tAWD ≥ ^tAWD (MIN) and ^tCWD ≥ ^tCWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE-controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if OE is LOW then taken HIGH before CAS goes HIGH, Q goes open. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case WE = LOW and OE = HIGH.
- 25. All other inputs at Vcc -0.2V.
- 26. Write command is defined as WE going LOW.
- 27. MT4C8513 L only.
- 28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after ^tOEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 29. The DQs open during READ cycles once ^tOD or ^tOFF occur. If CAS goes HIGH before OE, the DQs will open regardless of the state of OE. If CAS stays LOW while OE is brought HIGH, the DQs will open. If OE is brought back LOW (CAS still LOW), the DQs will provide the previously read data.
- 30. BBU current is reduced as ^tRAS is reduced from its maximum specification during BBU cycle.
- 31. Column-address changed once while RAS = Vil. and CAS = Vil.
- 32. The 3ns minimum is a parameter guaranteed by design.





EARLY-WRITE CYCLE




NOTE:


1. Applies to MT4C8513 L only; WE and DQ inputs on MT4C8512 L are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.



READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




NOTE: 1. Applies to MT4C8513 L only; WE and DQ inputs on MT4C8512 L are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.



FAST-PAGE-MODE EARLY-WRITE CYCLE



FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




NOTE:

1. Applies to MT4C8513 L only; WE and DQ inputs on MT4C8512 L are "don't care" at RAS time. WE selects between normal WRITE and MASKED WRITE at RAS time. The DQ inputs are "don't care" for a normal WRITE (WE HIGH at RAS time). The DQ inputs provide the mask data at RAS time for a MASKED WRITE, WE LOW at RAS time.




FAST-PAGE-MODE READ-EARLY-WRITE CYCLE

(Pseudo READ-MODIFY-WRITE)



NOTE: 1. Do not drive data prior to High-Z; that is completion of ^tOFF. ^tCPP is equal to ^tOFF + ^tDS(MIN) + guardband between data-out and driving new data-in.


RAS-ONLY REFRESH CYCLE (OE and WE = DON'T CARE)






CBR REFRESH CYCLE

(A0-A9; OE = DON'T CARE)



BBU REFRESH CYCLE

 $(A0-A9; \overline{OE} = DON'T CARE)$




DON'T CARE

W UNDEFINED



HIDDEN REFRESH CYCLE 24

 $\overline{\text{WE}} = \text{HIGH}; \overline{\text{OE}} = \text{LOW}$



DON'T CARE

W UNDEFINED