

WIDE DRAM

512K x 8 DRAM

LOW POWER, EXTENDED REFRESH

FEATURES

- Industry-standard x8 pinouts, timing, functions and packages
- Address entry: ten row-addresses, nine column-addresses
- High-performance CMOS silicon-gate process
- Single +5V $\pm 10\%$ power supply*
- All device pins are TTL-compatible
- Refresh modes: $\overline{\text{RAS}}$ -ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), HIDDEN and BATTERY BACKUP (BBU)
- Optional FAST-PAGE-MODE access cycle
- NONPERSISTENT MASKED WRITE access cycle (MT4C8513 only)
- 1,024-cycle refresh distributed across 128ms
- Low-power, 1mW standby; 350mW active, typical

OPTIONS

- Timing
 - 60ns access
 - 70ns access
 - 80ns access
- MASKED WRITE
 - Not available
 - Available

MARKING

-6*
-7
-8

8512 L
8513 L

- Packages
 - Plastic SOJ (400 mil) DJ
 - Plastic TSOP (400 mil) TG
 - Plastic ZIP (375 mil) Z
- Part Number Example: MT4C8512DJ-7 L

*60ns specifications are limited to a Vcc range of $\pm 5\%$.


GENERAL DESCRIPTION

The MT4C8512/3 L are randomly accessed solid-state memories containing 4,194,304 bits organized in a x8 configuration. Each byte is uniquely addressed through the 19 address bits during READ or WRITE cycles. The address is entered first by $\overline{\text{RAS}}$ latching 10 bits (A0-A9) and then $\overline{\text{CAS}}$ latching 9 bits (A0-A8).


The MT4C8513 L has NONPERSISTENT MASKED WRITE allowing it to perform WRITE-PER-BIT accesses.

PIN ASSIGNMENT (Top View)


28-Pin SOJ (SDB-1)




28-Pin ZIP (SDA-1)



28-Pin TSOP (SDE-1)



FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTIONS

SOJ/TSOP PIN NUMBERS	ZIP PIN NUMBERS	SYMBOL	TYPE	DESCRIPTION
8	15	$\overline{\text{RAS}}$	Input	Row-Address Strobe: $\overline{\text{RAS}}$ is used to clock-in the 10 row-address bits and strobe the $\overline{\text{WE}}$ and DQs in the MASKED WRITE mode (MT4C8513 L only).
23	2	$\overline{\text{CAS}}$	Input	Column-address Strobe: $\overline{\text{CAS}}$ is used to clock-in the 9 column-address bits, enable the DRAM output buffers and strobe the data inputs on WRITE cycles.
7	14	$\overline{\text{WE}}$	Input	Write Enable: $\overline{\text{WE}}$ is used to select a READ ($\overline{\text{WE}}$ = HIGH) or WRITE ($\overline{\text{WE}}$ = LOW) cycle. $\overline{\text{WE}}$ also serves as a mask enable ($\overline{\text{WE}}$ = LOW) at the falling edge of $\overline{\text{RAS}}$ in a MASKED WRITE cycle (MT4C8513 L).
22	1	$\overline{\text{OE}}$	Input	Output Enable: $\overline{\text{OE}}$ enables the output buffers when taken LOW during a READ access cycle. $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ must be LOW and $\overline{\text{WE}}$ must be HIGH before $\overline{\text{OE}}$ will control the output buffers. Otherwise, the output buffers are in a High-Z state.
10-13, 16-20, 9	17, 18, 19, 20, 23, 24, 25, 26, 27, 16	A0-A9	Input	Address Inputs: These inputs are multiplexed and clocked by $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ to select one byte out of the 512K available words.
2-5, 24-27	9, 10, 11, 12, 3, 4, 5, 6	DQ1-DQ8	Input	Data I/O: Includes inputs, outputs or High-Z and/or output masked data input (for MASKED WRITE cycle only).
6, 21	13, 28	NC	-	No Connect: These pins should be either left unconnected or tied to ground.
1, 14	8, 21	Vcc	Supply	Power Supply: +5V \pm 10%*
15, 28	7, 22	Vss	Supply	Ground

*60ns specifications are limited to a Vcc range of \pm 5%.

FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 19 address bits during READ or WRITE cycles. First $\overline{\text{RAS}}$ is used to latch 10 bits (A0-A9) then, $\overline{\text{CAS}}$ latches 9 bits (A0-A8).

The $\overline{\text{CAS}}$ control also determines whether the cycle will be a refresh cycle (RAS-ONLY) or an active cycle (READ, WRITE or READ-WRITE) once $\overline{\text{RAS}}$ goes LOW.

READ or WRITE cycles are selected by $\overline{\text{WE}}$. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. Taking $\overline{\text{WE}}$ LOW will initiate a WRITE cycle, selecting DQ1 through DQ8. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin(s) remain open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after $\overline{\text{CAS}}$ goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ remain LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ-WRITE cycle.

The eight data inputs and eight data outputs are routed through eight pins using common I/O and pin direction is controlled by $\overline{\text{OE}}$ and $\overline{\text{WE}}$.

FAST-PAGE-MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. The FAST-PAGE-MODE cycle is always initiated with a row-address strobed-in by $\overline{\text{RAS}}$ followed by a column-address strobed-in by $\overline{\text{CAS}}$. $\overline{\text{CAS}}$ may be toggled-in by holding $\overline{\text{RAS}}$ LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning $\overline{\text{RAS}}$ HIGH terminates the FAST-PAGE-MODE operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. The chip is also preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle (RAS-ONLY, CBR,

or HIDDEN) so that all 1,024 combinations of $\overline{\text{RAS}}$ addresses (A0-A9) are executed at least every 128ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.

BBU MODE is a CBR REFRESH performed at the extended refresh rate with CMOS input levels. This mode provides a very low-current, data-retention cycle. $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ time refers to the time at which $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ transition from HIGH to LOW).

MASKED WRITE ACCESS CYCLE (MT4C8513 L ONLY)

Every WRITE access cycle can be a MASKED WRITE, depending on the state of $\overline{\text{WE}}$ at $\overline{\text{RAS}}$ time. A MASKED WRITE is selected when $\overline{\text{WE}}$ is LOW at $\overline{\text{RAS}}$ time and mask data is supplied on the DQ pins.

The mask data present on the DQ1-DQ8 inputs at $\overline{\text{RAS}}$ time will be written to an internal mask data register and will then act as an individual write enable for each of the corresponding DQ inputs. If a LOW (logic "0") is written to a mask data register bit, the input port for that bit is disabled during the subsequent WRITE operation and no new data will be written to that DRAM cell location. A HIGH (logic "1") on a mask data register bit enables the input port and allows normal WRITE operations to proceed. At $\overline{\text{CAS}}$ time, the bits present on the DQ1-DQ8 inputs will be either written to the DRAM (if the mask data bit was HIGH) or ignored (if the mask data bit was LOW).

In NONPERSISTENT MASKED WRITES, new mask data must be supplied each time a MASKED WRITE cycle is initiated.

Figure 1 illustrates the MT4C8513 L MASKED WRITE operation (Note: $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ time refers to the time at which $\overline{\text{RAS}}$ or $\overline{\text{CAS}}$ transition from HIGH to LOW).




Figure 1
MT4C8513 L MASKED WRITE EXAMPLE

TRUTH TABLE

FUNCTION		RAS	CAS	WE	OE	ADDRESSES		DQs	NOTES
						IR	IC		
Standby		H	H→X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
EARLY-WRITE		L	L	L	X	ROW	COL	Data-In	1
READ-WRITE		L	L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
FAST-PAGE-MODE READ	1st Cycle	L	H→L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H→L	H	L	n/a	COL	Data-Out	
FAST-PAGE-MODE WRITE	1st Cycle	L	H→L	L	X	ROW	COL	Data-In	1
	2nd Cycle	L	H→L	L	X	n/a	COL	Data-In	1
FAST-PAGE-MODE READ-WRITE	1st Cycle	L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1
	2nd Cycle	L	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1
HIDDEN REFRESH	READ	L→H→L	L	H	L	ROW	COL	Data-Out	
	WRITE	L→H→L	L	L	X	ROW	COL	Data-In	1, 2
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H→L	L	X	X	X	X	High-Z	
BBU REFRESH		H→L	L	X	X	X	X	High-Z	

NOTE: 1. Data-in will be dependent on the mask provided (MT4C8513 L only). Refer to Figure 1.
2. EARLY-WRITE only.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) (0°C ≤ T_A ≤ 70°C; Vcc = 5V ±10%**)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	V	1
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	Vcc+1	V	1
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	1
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ Vcc (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS Output High Voltage (I _{OUT} = -5mA)	V _{OH}	2.4		V	
Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-6**	-7	-8		
STANDBY CURRENT: TTL (RAS = CAS = V _{IH})	Icc1	2	2	2	mA	
STANDBY CURRENT: CMOS (RAS = CAS = Vcc - 0.2V)	Icc2	200	200	200	μA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	Icc3	120	110	100	mA	3, 4, 31
OPERATING CURRENT: FAST-PAGE-MODE Average power supply current (RAS = V _{IL} , CAS, Address Cycling: t _{PC} = t _{PC} [MIN]; t _{CP} , t _{ASC} = 10ns)	Icc4	100	90	80	mA	3, 4, 31
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS = V _{IH} ; t _{RC} = t _{RC} [MIN])	Icc5	120	110	100	mA	3, 31
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: t _{RC} = t _{RC} [MIN])	Icc6	110	100	90	mA	3
REFRESH CURRENT: BBU Average power supply current during BBU REFRESH: CAS = 0.2V or CBR cycling; RAS = t _{RAS} (MIN) to 300ns; WE, A0-A9 and D _{IN} = Vcc - 0.2V (D _{IN} may be left open), t _{RC} = 125μs (1,024 rows at 125μs = 128ms)	Icc7	300	300	300	μA	3, 5, 30

**60ns specifications are limited to a Vcc range of ±5%.

CAPACITANCE

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A9	C _{I1}	5	pF	2
Input Capacitance: RAS, CAS, WE, OE	C _{I2}	7	pF	2
Input/Output Capacitance: DQ (SOJ, TSOP)	C _{IO}	7	pF	2
Input/Output Capacitance: DQ (ZIP)	C _{IO}	9	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (0°C ≤ T_A ≤ +70°C; V_{CC} = 5V ±10%*)

AC CHARACTERISTICS		-6*		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	t _{RC}	110		130		150		ns	
READ-WRITE cycle time	t _{RWC}	150		175		195		ns	
FAST-PAGE-MODE READ or WRITE cycle time	t _{PC}	35		40		45		ns	
FAST-PAGE-MODE READ-WRITE cycle time	t _{PRWC}	85		95		100		ns	
Access time from $\overline{\text{RAS}}$	t _{RAC}		60		70		80	ns	14
Access time from $\overline{\text{CAS}}$	t _{CAC}		15		20		20	ns	15
Output Enable time	t _{OE}		15		20		20	ns	
Access time from column-address	t _{AA}		30		35		40	ns	
Access time from $\overline{\text{CAS}}$ precharge	t _{CPA}		35		40		45	ns	
$\overline{\text{RAS}}$ pulse width	t _{RAS}	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ pulse width (FAST-PAGE-MODE)	t _{RASP}	60	100,000	70	100,000	80	100,000	ns	
$\overline{\text{RAS}}$ hold time	t _{RSH}	15		20		20		ns	
$\overline{\text{RAS}}$ precharge time	t _{RP}	40		50		60		ns	
$\overline{\text{CAS}}$ pulse width	t _{CAS}	15	100,000	20	100,000	20	100,000	ns	
$\overline{\text{CAS}}$ hold time	t _{CSH}	60		70		80		ns	
$\overline{\text{CAS}}$ precharge time	t _{CPN}	10		10		10		ns	16
$\overline{\text{CAS}}$ precharge time (FAST-PAGE-MODE)	t _{CP}	10		10		10		ns	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time	t _{RCD}	20	45	20	50	20	60	ns	17
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t _{CRP}	10		10		10		ns	
Row-address setup time	t _{ASR}	0		0		0		ns	
Row-address hold time	t _{RAH}	10		10		10		ns	
$\overline{\text{RAS}}$ to column-address delay time	t _{RAD}	15	30	15	35	15	40	ns	18
Column-address setup time	t _{ASC}	0		0		0		ns	
Column-address hold time	t _{CAH}	10		15		15		ns	
Column-address hold time (referenced to $\overline{\text{RAS}}$)	t _{AR}	50		55		60		ns	
Column-address to $\overline{\text{RAS}}$ lead time	t _{RAL}	30		35		40		ns	
Read command setup time	t _{RCS}	0		0		0		ns	26
Read command hold time (referenced to $\overline{\text{CAS}}$)	t _{RCH}	0		0		0		ns	19, 26

*60ns specifications are limited to a V_{CC} range of ±5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$; $V_{CC} = 5V \pm 10\%$ *)

AC CHARACTERISTICS		-6*		-7		-8		UNITS	NOTES
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX		
Read command hold time (referenced to $\overline{\text{RAS}}$)	t_{RRH}	0		0		0		ns	19
$\overline{\text{CAS}}$ to output in Low-Z	t_{CLZ}	3		3		3		ns	32
Output buffer turn-off delay	t_{OFF}	3	15	3	15	3	15	ns	20, 29, 32
Output disable time	t_{OD}	3	15	3	15	3	15	ns	29, 32
Write command setup time	t_{WCS}	0		0		0		ns	21, 26
Write command hold time	t_{WCH}	10		10		10		ns	26
Write command hold time (referenced to $\overline{\text{RAS}}$)	t_{WCR}	45		55		60		ns	26
Write command pulse width	t_{WP}	10		10		10		ns	26
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	15		20		20		ns	26
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	15		20		20		ns	26
Data-in setup time	t_{DS}	0		0		0		ns	22
Data-in hold time	t_{DH}	10		15		15		ns	22
Data-in hold time (referenced to $\overline{\text{RAS}}$)	t_{DHR}	45		55		60		ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	t_{RWD}	85		95		105		ns	21
Column-address to $\overline{\text{WE}}$ delay time	t_{AWD}	55		60		65		ns	21
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	t_{CWD}	40		45		45		ns	21
Transition time (rise or fall)	t_T	3	50	3	50	3	50	ns	9, 10
Refresh period (1,024 cycles)	t_{REF}		16		128		128	ms	
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	10		10		10		ns	
$\overline{\text{CAS}}$ setup time (CBR REFRESH)	t_{CSR}	10		10		10		ns	5
$\overline{\text{CAS}}$ hold time (CBR REFRESH)	t_{CHR}	10		10		10		ns	5
MASKED WRITE command to $\overline{\text{RAS}}$ setup time	t_{WRS}	0		0		0		ns	26
$\overline{\text{WE}}$ hold time to $\overline{\text{RAS}}$ (MASKED WRITE)	t_{WRH}	10		15		15		ns	26
MASKED Data to $\overline{\text{RAS}}$ setup time	t_{MS}	0		0		0		ns	26, 27
MASKED Data to $\overline{\text{RAS}}$ hold time	t_{MH}	15		15		15		ns	26, 27
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle	t_{OEH}	15		20		20		ns	28
$\overline{\text{OE}}$ setup prior to $\overline{\text{RAS}}$ during HIDDEN REFRESH cycle	t_{ORD}	0		0		0		ns	

*60ns specifications are limited to a V_{CC} range of $\pm 5\%$.

NOTES

1. All voltages referenced to V_{SS} .
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1\text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ -ONLY or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the t_{REF} refresh requirement is exceeded.
8. AC characteristics assume $t = 5\text{ ns}$.
9. V_{IH} (MIN) and V_{IL} (MAX) are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is high impedance.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to two TTL gates and 100 pF , $V_{OH} = 2.0\text{ V}$ and $V_{OL} = 0.8\text{ V}$.
14. Assumes that $t_{\text{RCD}} < t_{\text{RCD}}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ must be pulsed HIGH for t_{CPN} .
17. Operation within the $t_{\text{RCD}}(\text{MAX})$ limit ensures that $t_{\text{RAC}}(\text{MAX})$ can be met. $t_{\text{RCD}}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{\text{RCD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the t_{RAD} limit ensures that $t_{\text{RCD}}(\text{MAX})$ can be met. $t_{\text{RAD}}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{\text{RAD}}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{\text{OFF}}(\text{MAX})$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE-WRITE and READ-MODIFY-WRITE cycles only. If $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN})$, the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN})$, $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN})$ and $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of data-out is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW results in a LATE-WRITE ($\overline{\text{OE}}$ -controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY-WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2\text{ V}$.
26. Write command is defined as $\overline{\text{WE}}$ going LOW.
27. MT4C8513 L only.
28. LATE-WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and $t_{\text{OE}}(\text{H})$ met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after $t_{\text{OE}}(\text{H})$ is met. If $\overline{\text{CAS}}$ goes HIGH prior to $\overline{\text{OE}}$ going back LOW, the DQs will remain open.
29. The DQs open during READ cycles once t_{OD} or t_{OFF} occur. If $\overline{\text{CAS}}$ goes HIGH before $\overline{\text{OE}}$, the DQs will open regardless of the state of $\overline{\text{OE}}$. If $\overline{\text{CAS}}$ stays LOW while $\overline{\text{OE}}$ is brought HIGH, the DQs will open. If $\overline{\text{OE}}$ is brought back LOW ($\overline{\text{CAS}}$ still LOW), the DQs will provide the previously read data.
30. BBU current is reduced as t_{RAS} is reduced from its maximum specification during BBU cycle.
31. Column-address changed once while $\overline{\text{RAS}} = V_{IL}$ and $\overline{\text{CAS}} = V_{IH}$.
32. The 3ns minimum is a parameter guaranteed by design.

The diagram illustrates the timing relationships for a 256K16 DRAM. The signals shown are RAS, CAS, ADDR, WE, DO, and OE. The timing parameters are defined as follows:

- t_{RC} : Refresh period
- t_{RAS} : RAS access time
- t_{RP} : RAS precharge time
- t_{CSh} : CAS to RAS setup time
- t_{RSh} : RAS to CAS setup time
- t_{CAs} : CAS access time
- t_{RAD} : RAS to data access time
- t_{AR} : Address to RAS setup time
- t_{RAI} : RAS to address input time
- t_{CAs} : CAS to data access time
- t_{ASR} : Address to RAS setup time
- t_{RAH} : RAS to address input time
- t_{ASC} : Address to RAS setup time
- t_{CAH} : RAS to address input time
- t_{RCS} : RAS to data access time
- t_{RCH} : RAS to data access time
- t_{AA} : Address to RAS setup time
- t_{RAC} : RAS to address input time
- t_{CAC} : RAS to address input time
- t_{CLZ} : RAS to address input time
- t_{OE} : Output enable time
- t_{OD} : Output data time
- t_{OH} : Output high time
- t_{OH} : Output high time
- t_{OH} : Output high time

The diagram illustrates the timing relationships for the 64160A DRAM. It includes signals for RAS, CAS, ADDR, WE, and DQ, each with high (V_{IH}) and low (V_{IL}) levels. The diagram shows the sequence of operations: Row Address Strobe (RAS), Column Address Strobe (CAS), and Data Strobe (DQ). Key timing parameters are labeled, such as t_{RC} (Row Cycle Time), t_{RP} (Row Precharge Time), t_{CRP} (Column Read Precharge Time), t_{CD} (Column Delay Time), t_{CSH} (Column Strobe High Time), t_{CRSH} (Column Read Strobe High Time), t_{CAS} (Column Access Time), t_{AD} (Row Access Delay), t_{AR} (Row Address Time), t_{AL} (Row Address Latency), t_{ASR} (Row Address Setup Time), t_{AAH} (Row Address Hold Time), t_{ASC} (Row Address Strobe Cycle Time), t_{CAH} (Column Address Hold Time), t_{CWL} (Column Word Latency), t_{RWL} (Row Word Latency), t_{WCR} (Write Column Refresh Time), t_{WCH} (Write Column Hold Time), t_{WPS} (Write Precharge Setup Time), t_{WRH} (Write Precharge Hold Time), t_{WS} (Write Setup Time), t_{WH} (Write Hold Time), t_{DS} (Data Strobe Setup Time), t_{DHR} (Data Hold Refresh Time), t_{DH} (Data Hold Time), and t_{OE} (Output Enable Time). The diagram also shows the sequence of operations: ROW, COLUMN, and ROW. The diagram includes a legend for 'DONT CARE' (hatched area) and 'UNDEFINED' (cross-hatched area).

UNDEFINED

MT4C8512/3 L
REV 7/83


[illegible]

 DON'T CARE


 UNDEFINED

MT4C0512/3 L
REV. 7/83

FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE
(LATE-WRITE and READ-MODIFY-WRITE CYCLES)

 DON'T CARE

UNDEFINED


NOTE: 1. Applies to MT4C8513 L only; \overline{WE} and DQ inputs on MT4C8512 L are "don't care" at \overline{RAS} time. \overline{WE} selects between normal WRITE and MASKED WRITE at \overline{RAS} time. The DQ inputs are "don't care" for a normal WRITE (\overline{WE} HIGH at \overline{RAS} time). The DQ inputs provide the mask data at \overline{RAS} time for a MASKED WRITE, \overline{WE} LOW at \overline{RAS} time.

FAST-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




NOTE: 1. Do not drive data prior to High-Z; that is completion of t_{OFF} . t_{CPP} is equal to $t_{OFF} + t_{DS}(\text{MIN}) + \text{guardband}$ between data-out and driving new data-in.

RAS-ONLY REFRESH CYCLE (\overline{OE} and \overline{WE} = DON'T CARE)






DON'T CARE
 UNDEFINED

CBR REFRESH CYCLE
(A0-A9; \overline{OE} = DON'T CARE)



BBU REFRESH CYCLE
(A0-A9; \overline{OE} = DON'T CARE)



 DON'T CARE
 UNDEFINED

HIDDEN REFRESH CYCLE ²⁴
(\overline{WE} = HIGH; \overline{OE} = LOW)

