



# 3.3V CMOS 12-BIT SYNCHRONOUS BUS EXCHANGER WITH BUS-HOLD

**IDT74ALVCH16276**

## FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(o)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015; > 200V using machine model (C = 200pF, R = 0)
- $V_{cc} = 3.3V \pm 0.3V$ , Normal Range
- $V_{cc} = 2.7V$  to  $3.6V$ , Extended Range
- $V_{cc} = 2.5V \pm 0.2V$
- CMOS power levels (0.4 $\mu$  W typ. static)
- Rail-to-Rail output swing for increased noise margin
- Available in SSOP and TSSOP packages

## DRIVE FEATURES:

- High Output Drivers:  $\pm 24mA$
- Suitable for heavy loads

## APPLICATIONS:

- 3.3V high speed systems
- 3.3V and lower voltage computing systems

## DESCRIPTION:


This 12-bit synchronous bus exchanger is built using dual metal CMOS technology. The ALVCH16276 device is a high-speed, bidirectional, 12-bit, registered, bus multiplexer for use in synchronous memory interleaving applications. All registers have a common clock and use a clock enable (CE<sub>xxx</sub>) on each data register to control data sequencing. The output enables and mux select ( $\overline{OEA}$ ,  $\overline{OEB}$  and SEL) are also under synchronous control allowing direction changes to be edge triggered events.

The ALVCH16276 has three 12-bit ports. Data may be transferred between the A port and either/both of the B ports. The clock enable ( $\overline{CE1B}$ ,  $\overline{CE2B}$ ,  $\overline{CEA1B}$  and  $\overline{CEA2B}$ ) inputs control data storage. Both B ports have a common output enable ( $\overline{OEB}$ ) to aid in synchronously loading the B registers from the B port.

The ALVCH16276 has been designed with a  $\pm 24mA$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16276 has "bus-hold" which retains the inputs' last state whenever the input goes to a high impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

## FUNCTIONAL BLOCK DIAGRAM




The IDT logo is a registered trademark of Integrated Device Technology, Inc.

INDUSTRIAL TEMPERATURE RANGE

JANUARY 2004

PIN CONFIGURATION



SSOP/ TSSOP  
TOP VIEW

ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Symbol	Description	Max	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM <sup>(3)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TSTG	Storage Temperature	-65 to +150	°C
IOUT	DC Output Current	-50 to +50	mA
I <sub>IK</sub>	Continuous Clamp Current, V <sub>I</sub> < 0 or V <sub>I</sub> > Vcc	±50	mA
I <sub>OK</sub>	Continuous Clamp Current, V <sub>O</sub> < 0	-50	mA
I <sub>CC</sub> I <sub>SS</sub>	Continuous Current through each Vcc or GND	±100	mA

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

CAPACITANCE (T<sub>A</sub> = +25°C, F = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	5	7	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	7	9	pF
C <sub>I/O</sub>	I/O Port Capacitance	V <sub>IN</sub> = 0V	7	9	pF

NOTE:

1. As applicable to the device type.

## PIN DESCRIPTION

Pin Names	I/O	Description
Ax(1:12)	I/O	Bidirectional Data Port A. Usually connected to the CPU's Address/Data bus. <sup>(1)</sup>
1Bx(1:12)	I/O	Bidirectional Data Port 1B. Usually connected to the even path or even bank of memory. <sup>(1)</sup>
2Bx(1:12)	I/O	Bidirectional Data Port 2B. Usually connected to the odd path or odd bank of memory. <sup>(1)</sup>
CLK	I	Clock Input
$\overline{\text{CEA1B}}$	I	Clock Enable Input for the A-1B Register. If $\overline{\text{CEA1B}}$ is LOW during the rising edge of CLK, data will be clocked into register A-1B (Active LOW).
$\overline{\text{CEA2B}}$	I	Clock Enable Input for the A-2B Register. If $\overline{\text{CEA2B}}$ is LOW during the rising edge of CLK, data will be clocked into register A-2B (Active LOW).
$\overline{\text{CE1B}}$	I	Clock Enable Input for the 1B-A Register. If $\overline{\text{CE1B}}$ is LOW during the rising edge of CLK, data will be clocked into register 1B-A (Active LOW).
$\overline{\text{CE2B}}$	I	Clock Enable Input for the 2B-A Register. If $\overline{\text{CE2B}}$ is LOW during the rising edge of CLK, data will be clocked into register 2B-A (Active LOW).
SEL	I	1B or 2B Port Selection. When HIGH during the rising edge of CLK, SEL enables data transfer from 1B Port to A Port. When LOW during the rising edge of CLK, SEL enables data transfer from 2B Port to A Port.
$\overline{\text{OE}}\text{A}$	I	Synchronous Output Enable for A Port (Active LOW)
$\overline{\text{OE}}\text{B}$	I	Synchronous Output Enable for 1B Port and 2B Port (Active LOW)

**NOTE:**

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

## FUNCTION TABLES<sup>(1)</sup>

Inputs							Output
1Bx	2Bx	SEL	$\overline{\text{CE}}\text{1B}$	$\overline{\text{CE}}\text{2B}$	$\overline{\text{OE}}\text{A}$	CLK	Ax
H	X	H	L	X	L	—	H
L	X	H	L	X	L	—	L
X	X	H	H	X	L	—	A <sub>0</sub> <sup>(2)</sup>
X	H	L	X	L	L	—	H
X	L	L	X	L	L	—	L
X	X	L	X	H	L	—	A <sub>0</sub> <sup>(2)</sup>
X	X	X	X	X	H	—	Z

**NOTES:**

1. H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
Z = High Impedance

2. Output level before the indicated steady-state input conditions were established.

Inputs					Outputs	
Ax	$\overline{\text{CE}}\text{A1B}$	$\overline{\text{CE}}\text{A2B}$	$\overline{\text{OE}}\text{B}$	CLK	1Bx	2Bx
H	L	L	L	—	H	H
L	L	L	L	—	L	L
H	L	H	L	—	H	B <sub>0</sub> <sup>(2)</sup>
L	L	H	L	—	L	B <sub>0</sub> <sup>(2)</sup>
H	H	L	L	—	B <sub>0</sub> <sup>(2)</sup>	H
L	H	L	L	—	B <sub>0</sub> <sup>(2)</sup>	L
X	H	H	L	—	B <sub>0</sub> <sup>(2)</sup>	B <sub>0</sub> <sup>(2)</sup>
X	X	X	H	—	Z	Z
X	X	X	L	—	Active	Active

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>IH</sub>	Input HIGH Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		1.7	—	—	V
		V <sub>CC</sub> = 2.7V to 3.6V		2	—	—	
V <sub>IL</sub>	Input LOW Voltage Level	V <sub>CC</sub> = 2.3V to 2.7V		—	—	0.7	V
		V <sub>CC</sub> = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = V <sub>CC</sub>	—	—	±5	μA
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = GND	—	—	±5	μA
I <sub>OZH</sub> I <sub>OZL</sub>	High Impedance Output Current (3-State Output pins)	V <sub>CC</sub> = 3.6V	V <sub>O</sub> = V <sub>CC</sub>	—	—	±10	μA
			V <sub>O</sub> = GND	—	—	±10	
V <sub>IK</sub>	Clamp Diode Voltage	V <sub>CC</sub> = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	V <sub>CC</sub> = 3.3V		—	100	—	mV
I <sub>CC1</sub> I <sub>CC2</sub> I <sub>CC3</sub>	Quiescent Power Supply Current	V <sub>CC</sub> = 3.6V V <sub>IN</sub> = GND or V <sub>CC</sub>		—	0.1	40	μA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at V <sub>CC</sub> - 0.6V, other inputs at V <sub>CC</sub> or GND		—	—	750	μA

**NOTE:**

1. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 3V	V <sub>I</sub> = 2V	-75	—	—	μA
			V <sub>I</sub> = 0.8V	75	—	—	
I <sub>BHH</sub> I <sub>BHL</sub>	Bus-Hold Input Sustain Current	V <sub>CC</sub> = 2.3V	V <sub>I</sub> = 1.7V	-45	—	—	μA
			V <sub>I</sub> = 0.7V	45	—	—	
I <sub>BHHO</sub> I <sub>BHLO</sub>	Bus-Hold Input Overdrive Current	V <sub>CC</sub> = 3.6V	V <sub>I</sub> = 0 to 3.6V	—	—	±500	μA

**NOTES:**

1. Pins with Bus-Hold are identified in the pin description.
2. Typical values are at V<sub>CC</sub> = 3.3V, +25°C ambient.

## OUTPUT DRIVE CHARACTERISTICS

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	IOH = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	IOH = - 6mA	2	—	
		VCC = 2.3V	IOH = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V		2.4	—	
		VCC = 3V	IOH = - 24mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	IOH = 0.1mA	—	0.2	V
		VCC = 2.3V	IOH = 6mA	—	0.4	
			IOH = 12mA	—	0.7	
		VCC = 2.7V	IOH = 12mA	—	0.4	
		VCC = 3V	IOH = 24mA	—	0.55	

**NOTE:**  
1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = - 40°C to + 85°C.

## OPERATING CHARACTERISTICS, TA = 25°C

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	55	59	pF
CPD	Power Dissipation Capacitance Outputs disabled		46	49	

SWITCHING CHARACTERISTICS<sup>(1)</sup>

Symbol	Parameter	V <sub>CC</sub> = 2.5V ± 0.2V		V <sub>CC</sub> = 2.7V		V <sub>CC</sub> = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to 1Bx or CLK to 2Bx	1.5	5	1.5	4.7	1.5	4.3	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay CLK to Ax, SEL stable and $\overline{\text{CE}}\text{x}\overline{\text{B}}$ enabled	1.5	5.3	1.5	5	1.5	4.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SEL changing and $\overline{\text{CE}}\text{x}\overline{\text{B}}$ disabled	1.5	5.7	1.5	5.3	1.5	5.1	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay SEL changing and $\overline{\text{CE}}\text{x}\overline{\text{B}}$ enabled	1.5	5.8	1.5	5.4	1.5	5.1	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time CLK to Ax, CLK to 1Bx, or CLK to 2Bx	1.5	5.6	1.5	5.2	1.5	5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time CLK to Ax, CLK to 1Bx, or CLK to 2Bx	1.3	4.7	1.5	5.2	1.5	5	ns
t <sub>SU</sub>	Set-up Time, data to CLK, HIGH or LOW	1	—	1	—	1	—	ns
t <sub>SU</sub>	Set-up Time, $\overline{\text{OE}}\text{A}$ to CLK, $\overline{\text{OE}}\text{B}$ to CLK	1	—	1	—	1	—	ns
t <sub>SU</sub>	Set-up Time, SEL to CLK	1	—	1	—	1	—	ns
t <sub>SU</sub>	Set-up Time, $\overline{\text{CE}}\text{A}1\overline{\text{B}}$ to CLK, $\overline{\text{CE}}1\overline{\text{B}}$ to CLK $\overline{\text{CE}}2\overline{\text{B}}$ to CLK, or $\overline{\text{CE}}\text{A}2\overline{\text{B}}$ to CLK	1	—	1	—	1	—	ns
t <sub>H</sub>	Hold Time, CLK to data	1	—	1	—	1	—	ns
t <sub>H</sub>	Hold Time, CLK to $\overline{\text{OE}}\text{A}$ , CLK to $\overline{\text{OE}}\text{B}$ , CLK to SEL	1	—	1	—	1	—	ns
t <sub>H</sub>	Hold Time, CLK to $\overline{\text{CE}}\text{A}1\overline{\text{B}}$ , CLK to $\overline{\text{CE}}1\overline{\text{B}}$ , CLK to $\overline{\text{CE}}2\overline{\text{B}}$ , or CLK to $\overline{\text{CE}}\text{A}2\overline{\text{B}}$	1	—	1	—	1	—	ns
t <sub>w</sub>	Pulse Width, CLK HIGH	2.5	—	2.5	—	2.5	—	ns
t <sub>SK(O)</sub>	Output Skew <sup>(2)</sup>	—	—	—	—	—	500	ps


NOTES:

1. See TEST CIRCUITS AND WAVEFORMS. T<sub>A</sub> = - 40°C to + 85°C.
2. Skew between any two outputs of the same package and switching in the same direction.

## TEST CIRCUITS AND WAVEFORMS

### TEST CONDITIONS

Symbol	V <sub>CC</sub> <sup>(1)</sup> =3.3V±0.3V	V <sub>CC</sub> <sup>(1)</sup> =2.7V	V <sub>CC</sub> <sup>(2)</sup> =2.5V±0.2V	Unit
V <sub>LOAD</sub>	6	6	2 x V <sub>CC</sub>	V
V <sub>IH</sub>	2.7	2.7	V <sub>CC</sub>	V
V <sub>T</sub>	1.5	1.5	V <sub>CC</sub> / 2	V
V <sub>LZ</sub>	300	300	150	mV
V <sub>HZ</sub>	300	300	150	mV
C <sub>L</sub>	50	50	30	pF



Test Circuit for All Outputs

#### DEFINITIONS:


C<sub>L</sub> = Load capacitance: includes jig and probe capacitance.  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:

1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t<sub>r</sub> ≤ 2.5ns; t<sub>r</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t<sub>r</sub> ≤ 2ns; t<sub>r</sub> ≤ 2ns.

### SWITCH POSITION

Test	Switch
Open Drain Disable Low Enable Low	V <sub>LOAD</sub>
Disable High Enable High	GND
All Other Tests	Open




$$tsk(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$


Output Skew - tsk(x)

#### NOTES:

1. For tsk(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For tsk(b) OUTPUT1 and OUTPUT2 are in the same bank.




Propagation Delay




Enable and Disable Times

#### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.




Set-up, Hold, and Release Times



Pulse Width

ORDERING INFORMATION



**CORPORATE HEADQUARTERS**  
 2975 Stender Way  
 Santa Clara, CA 95054

**for SALES:**  
 800-345-7015 or 408-727-6116  
 fax: 408-492-8674  
 www.idt.com

**for Tech Support:**  
 logichelp@idt.com  
 (408) 654-6459