

DS026 (v3.10) April 17, 2003

XC18V00 Series In-System Programmable Configuration PROMs

Product Specification

Features

- In-system programmable 3.3V PROMs for configuration of Xilinx FPGAs
 - Endurance of 20,000 program/erase cycles
 - Program/erase over full commercial/industrial voltage and temperature range
- IEEE Std 1149.1 boundary-scan (JTAG) support
- Simple interface to the FPGA
- Cascadable for storing longer or multiple bitstreams
- Low-power advanced CMOS FLASH process

• Dual configuration modes

- Serial Slow/Fast configuration (up to 33 MHz)
- Parallel (up to 264 Mb/s at 33 MHz)
- 5V tolerant I/O pins accept 5V, 3.3V and 2.5V signals
- 3.3V or 2.5V output capability
- Available in PC20, SO20, PC44 and VQ44 packages
- Design support using the Xilinx Alliance and Foundation series software packages.
- JTAG command initiation of standard FPGA configuration

Description

Xilinx introduces the XC18V00 series of in-system programmable configuration PROMs (Figure 1). Devices in this 3.3V family include a 4-megabit, a 2-megabit, a 1-megabit, a 512-Kbit, and a 256-Kbit PROM that provide an easy-to-use, cost-effective method for re-programming and storing large Xilinx FPGA or CPLD configuration bitstreams.

When the FPGA is in Master Serial mode, it generates a configuration clock that drives the PROM. A short access time after \overline{CE} and OE are enabled, data is available on the PROM DATA (D0) pin that is connected to the FPGA D_{IN} pin. New data is available a short access time after each rising clock edge. The FPGA generates the appropriate number of clock pulses to complete the configuration. When the FPGA is in Slave Serial mode, the PROM and the FPGA are clocked by an external clock.

When the FPGA is in Master-SelectMAP mode, the FPGA generates a configuration clock that drives the PROM. When the FPGA is in Slave-Parallel or Slave-SelectMAP Mode, an external oscillator generates the configuration clock that drives the PROM and the FPGA. After \overline{CE} and OE are enabled, data is available on the PROMs DATA (D0-D7) pins. New data is available a short access time after each rising clock edge. The data is clocked into the FPGA on the following rising edge of the CCLK. Neither Slave-Parallel nor SelectMAP utilize a Length Count, so a free-running oscillator can be used in the Slave-Parallel or Slave-SelecMAP modes.

Multiple devices can be concatenated by using the \overline{CEO} output to drive the \overline{CE} input of the following device. The clock inputs and the DATA outputs of all PROMs in this chain are interconnected. All devices are compatible and can be cascaded with other members of the family or with the XC17V00 one-time programmable Serial PROM family.

© 2002, 2003 Xilinx, Inc. All rights reserved. All Xilinx trademarks, registered trademarks, patents, and further disclaimers are as listed at http://www.xilinx.com/legal.htm. All other trademarks and registered trademarks are the property of their respective owners. All specifications are subject to change without notice.

NOTICE OF DISCLAIMER: Xilinx is providing this design, code, or information "as is." By providing the design, code, or information as one possible implementation of this feature, application, or standard, Xilinx makes no representation that this implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of the implementation, including but not limited to any warranties or representations that this implementation is free from claims of infringement and any implied warranties of merchantability or fitness for a particular purpose.




Figure 1: XC18V00 Series Block Diagram

Pinout and Pin Description

Pins not listed are "no connects."

Table 1: Pin Names and Descriptions

Pin Name	Boundary Scan Order	Function	Pin Description	44-pin VQFP	44-pin PLCC	20-pin SOIC & PLCC
D0	4	DATA OUT	D0 is the DATA output pin to provide data for	40	2	1
	3	OUTPUT ENABLE	configuring an FPGA in serial mode.			
D1	6	DATA OUT	D0-D7 are the output pins to provide parallel	29	35	16
	5	OUTPUT ENABLE	data for configuring a Xilinx FPGA in Slave-Parallel/SelectMap mode.			
D2	2	DATA OUT		42	4	2
	1	OUTPUT ENABLE				
D3	8	DATA OUT		27	33	15
	7	OUTPUT ENABLE				
D4	24	DATA OUT		9	15	7 ⁽¹⁾
	23	OUTPUT ENABLE				
D5	10	DATA OUT		25	31	14
	9	OUTPUT ENABLE				
D6	17	DATA OUT		14	20	9
	16	OUTPUT ENABLE				
D7	14	DATA OUT		19	25	12
	13	OUTPUT ENABLE				

Pin Name	Boundary Scan Order	Function	Pin Description	44-pin VQFP	44-pin PLCC	20-pin SOIC & PLCC
CLK	0	DATA IN	Each rising edge on the CLK input increments the internal address counter if both CE is Low and OE/RESET is High.	43	5	3
OE/	20	DATA IN	When Low, this input holds the address	13	19	8
RESET	19	DATA OUT	counter reset and the DATA output is in a high-impedance state. This is a bidirectional			
	18	OUTPUT ENABLE	open-drain pin that is held Low while the PROM is reset. Polarity is NOT programmable.			
CE	15	DATA IN	When \overline{CE} is High, the device is put into low-power standby mode, the address counter is reset, and the DATA pins are put in a high-impedance state.	15	21	10
CF	22	DATA OUT	Allows JTAG CONFIG instruction to initiate	10	16	7(1)
	21	OUTPUT ENABLE	FPGA configuration without powering down FPGA. This is an open-drain output that is pulsed Low by the JTAG CONFIG command.			
CEO	12	DATA OUT	Chip Enable Output (\overline{CEO}) is connected to the \overline{CE} input of the next PROM in the chain.	21	27	13
	11	OUTPUT ENABLE	This output is Low when CE is Low and OE/RESET input is High, AND the internal address counter has been incremented beyond its Terminal Count (TC) value. CEO returns to High when OE/RESET goes Low or CE goes High.			
GND			GND is the ground connection.	6, 18, 28 & 41	3, 12, 24 & 34	11
TMS		MODE SELECT	The state of TMS on the rising edge of TCK determines the state transitions at the Test Access Port (TAP) controller. TMS has an internal 50K ohm resistive pull-up on it to provide a logic "1" to the device if the pin is not driven.	5	11	5
ТСК		CLOCK	This pin is the JTAG test clock. It sequences the TAP controller and all the JTAG test and programming electronics.	7	13	6
TDI		DATA IN	This pin is the serial input to all JTAG instruction and data registers. TDI has an internal 50K ohm resistive pull-up on it to provide a logic "1" to the system if the pin is not driven.	3	9	4
TDO		DATA OUT	This pin is the serial output for all JTAG instruction and data registers. TDO has an internal 50K ohm resistive pull-up on it to provide a logic "1" to the system if the pin is not driven.	31	37	17
V _{CC}			Positive 3.3V supply voltage for internal logic and input buffers.	17, 35 & 38	23, 41 & 44	18 & 20

Table 1: Pin Names and Descriptions (Continued)


Pin Name	Boundary Scan Order	Function	Pin Description	44-pin VQFP	44-pin PLCC	20-pin SOIC & PLCC
V _{CCO}			Positive 3.3V or 2.5V supply voltage connected to the output voltage drivers.	8, 16, 26 & 36	14, 22, 32 & 42	19
NC			No connects.	1, 2, 4, 11, 12, 20, 22, 23, 24, 30, 32, 33, 34, 37, 39, 44	1, 6, 7, 8, 10, 17, 18, 26, 28, 29, 30, 36, 38, 39, 40, 43	


Table 1: Pin Names and Descriptions (Continued)


Notes:

1. By default, pin 7 is the D4 pin in the 20-pin packages. However, CF --> D4 programming option can be set to override the default and route the CF function to pin 7 in the Serial mode.

Pinout Diagrams







Xilinx FPGAs and Compatible PROMs

Table 2 provides a list of Xilinx FPGAs and compatible PROMs.

Configuration Bits	XC18V00 Solution					
1,305,440	XC18V02					
3,006,560	XC18V04					
4,485,472	XC18V04 + XC18V512					
8,214,624	2 of XC18V04					
11,364,608	3 of XC18V04					
15,563,264	4 of XC18V04					
19,021,472	5 of XC18V04					
25,604,096	6 of XC18V04 + XC18V512					
33,645,312	8 of XC18V04 + XC18V256					
42,782,208	10 of XC18V04 + XC18V01					
360,096	XC18V512					
635,296	XC18V01					
1,697,184	XC18V02					
2,761,888	XC18V04					
4,082,592	XC18V04					
5,659,296	XC18V04 + XC18V02					
7,492,000	2 of XC18V04					
10,494,368	3 of XC18V04					
	Bits 1,305,440 3,006,560 4,485,472 8,214,624 11,364,608 15,563,264 19,021,472 25,604,096 33,645,312 42,782,208 360,096 635,296 1,697,184 2,761,888 4,082,592 5,659,296 7,492,000					

Tahle	2.	Xilinx	FPGAs	and	Compatible	PROMs
Iavie	۷.		FFGAS	anu	Companyie	

Table 2: Xilinx FPGAs and Compatible PROMs

Table 2: Xilinx FPGAs and Compatible PROMs						
Device	Configuration Bits	XC18V00 Solution				
XC2V4000	15,659,936	4 of XC18V04				
XC2V6000	21,849,504	5 of XC18V04 + XC18V02				
XC2V8000	29,063,072	7 of XC18V04				
XCV50	559,200	XC18V01				
XCV100	781,216	XC18V01				
XCV150	1,040,096	XC18V01				
XCV200	1,335,840	XC18V02				
XCV300	1,751,808	XC18V02				
XCV400	2,546,048	XC18V04				
XCV600	3,607,968	XC18V04				
XCV800	4,715,616	XC18V04 + XC18V512				
XCV1000	6,127,744	XC18V04 + XC18V02				
XCV50E	630,048	XC18V01				
XCV100E	863,840	XC18V01				
XCV200E	1,442,016	XC18V02				
XCV300E	1,875,648	XC18V02				
XCV400E	2,693,440	XC18V04				
XCV405E	3,430,400	XC18V04				
XCV600E	3,961,632	XC18V04				
XCV812E	6,519,648	2 of XC18V04				
XCV1000E	6,587,520	2 of XC18V04				

Table 2:	Xilinx	FPGAs and	Compatible	PROMs
----------	--------	-----------	------------	-------

Device	Configuration Bits	XC18V00 Solution
XCV1600E	8,308,992	2 of XC18V04
XCV2000E	10,159,648	3 of XC18V04
XCV2600E	12,922,336	4 of XC18V04
XCV3200E	16,283,712	4 of XC18V04
XC2S15	197,696	XC18V256
XC2S30	336,768	XC18V512
XC2S50	559,200	XC18V01
XC2S100	781,216	XC18V01
XC2S150	1,040,096	XC18V01
XC2S200	1,335,840	XC18V02
XC2S50E	630,048	XC18V01
XC2S100E	863,840	XC18V01
XC2S150E	1,134,496	XC18V02
XC2S200E	1,442,016	XC18V02
XC2S300E	1,875,648	XC18V02
XC2S400E	2,693,440	XC18V04
XC2S600E	3,961,632	XC18V04
XC3S50	326,784	XC18V512
XC3S200	1,047,616	XC18V01
XC3S400	1,699,136	XC18V02
XC3S1000	3,223,488	XC18V04
XC3S1500	5,214,784	XC18V04 + XC18V02
XC3S2000	7,673,024	2 of XC18V04
XC3S4000	11,316,864	3 of XC18V04
XC3S5000	13,271,936	3 of XC18V04 + XC18V01

Capacity

Devices	Configuration Bits
XC18V04	4,194,304
XC18V02	2,097,152
XC18V01	1,048,576
XC18V512	524,288
XC18V256	262,144

In-System Programming

In-System Programmable PROMs can be programmed individually, or two or more can be daisy-chained together and programmed in-system via the standard 4-pin JTAG protocol as shown in Figure 2. In-system programming offers quick and efficient design iterations and eliminates unnecessary package handling or socketing of devices. The Xilinx development system provides the programming data sequence using either Xilinx iMPACT software and a download cable, a third-party JTAG development system, a JTAG-compatible board tester, or a simple microprocessor interface that emulates the JTAG instruction sequence. The iMPACT software also outputs serial vector format (SVF) files for use with any tools that accept SVF format and with automatic test equipment.

All outputs are held in a high-impedance state or held at clamp levels during in-system programming.

OE/RESET

The ISP programming algorithm requires issuance of a reset that causes OE to go Low.

External Programming

Xilinx reprogrammable PROMs can also be programmed by the Xilinx HW-130, Xilinx MultiPRO, or a third-party device programmer. This provides the added flexibility of using pre-programmed devices with an in-system programmable option for future enhancements and design changes.

Reliability and Endurance

Xilinx in-system programmable products provide a guaranteed endurance level of 20,000 in-system program/erase cycles and a minimum data retention of 20 years. Each device meets all functional, performance, and data retention specifications within this endurance limit.

Design Security

The Xilinx in-system programmable PROM devices incorporate advanced data security features to fully protect the programming data against unauthorized reading via JTAG. Table 3 shows the security setting available.

The read security bit can be set by the user to prevent the internal programming pattern from being read or copied via JTAG. When set, it allows device erase. Erasing the entire device is the only way to reset the read security bit.

Table 3: Data Security Options

Default = Reset	Set
Read Allowed	Read Inhibited via JTAG
Program/Erase Allowed	Program/Erase Allowed
Verify Allowed	Verify Inhibited




Figure 2: In-System Programming Operation (a) Solder Device to PCB and (b) Program Using Download Cable

IEEE 1149.1 Boundary-Scan (JTAG)

The XC18V00 family is fully compliant with the IEEE Std. 1149.1 Boundary-Scan, also known as JTAG. A Test Access Port (TAP) and registers are provided to support all required boundary scan instructions, as well as many of the optional instructions specified by IEEE Std. 1149.1. In addition, the JTAG interface is used to implement in-system programming (ISP) to facilitate configuration, erasure, and verification operations on the XC18V00 device.

Table 4 lists the required and optional boundary-scan instructions supported in the XC18V00. Refer to the IEEE Std. 1149.1 specification for a complete description of boundary-scan architecture and the required and optional instructions.

Instruction Register

The Instruction Register (IR) for the XC18V00 is eight bits wide and is connected between TDI and TDO during an instruction scan sequence. In preparation for an instruction scan sequence, the instruction register is parallel loaded with a fixed instruction capture pattern. This pattern is shifted out onto TDO (LSB first), while an instruction is shifted into the instruction register from TDI. The detailed composition of the instruction capture pattern is illustrated in Figure 3.

The ISP Status field, IR(4), contains logic "1" if the device is currently in ISP mode; otherwise, it contains logic "0". The Security field, IR(3), contains logic "1" if the device has been programmed with the security option turned on; otherwise, it contains logic "0".

Boundary-Scan Command	Binary Code [7:0]	Description
Required Instruct	ions	
BYPASS	11111111	Enables BYPASS
SAMPLE/ PRELOAD	00000001	Enables boundary-scan SAMPLE/PRELOAD operation
EXTEST	00000000	Enables boundary-scan EXTEST operation
Optional Instruction	ons	
CLAMP	11111010	Enables boundary-scan CLAMP operation
HIGHZ	11111100	all outputs in high-impedance state simultaneously
IDCODE	11111110	Enables shifting out 32-bit IDCODE
USERCODE	11111101	Enables shifting out 32-bit USERCODE
XC18V00 Specific	Instructions	
CONFIG	11101110	Initiates FPGA configuration by pulsing \overline{CF} pin Low

Table 4: Boundary Scan Instructions

	IR[7:5]	IR[4]	IR[3]	IR[2]	IR[1:0]	
TDI->	000	ISP Status	Security	0	01	->TDO

Notes:

1. IR(1:0) = 01 is specified by IEEE Std. 1149.1

Figure 3: Instruction Register Values Loaded into IR as Part of an Instruction Scan Sequence

Boundary Scan Register

The boundary-scan register is used to control and observe the state of the device pins during the EXTEST, SAM-PLE/PRELOAD, and CLAMP instructions. Each output pin on the XC18V00 has two register stages that contribute to the boundary-scan register, while each input pin only has one register stage.

For each output pin, the register stage nearest to TDI controls and observes the output state, and the second stage closest to TDO controls and observes the High-Z enable state of the pin.

For each input pin, the register stage controls and observes the input state of the pin.

Identification Registers

The IDCODE is a fixed, vendor-assigned value that is used to electrically identify the manufacturer and type of the device being addressed. The IDCODE register is 32 bits wide. The IDCODE register can be shifted out for examination by using the IDCODE instruction. The IDCODE is available to any other system component via JTAG.

The IDCODE register has the following binary format:

vvvv:ffff:ffff:aaaa:aaaa:cccc:cccc1

where

v = the die version number

f = the family code (50h for XC18V00 family)

a = the ISP PROM product ID (26h for the XC18V04)

c = the company code (49h for Xilinx)

Note: The LSB of the IDCODE register is always read as logic "1" as defined by IEEE Std. 1149.1.

 Table 5 lists the IDCODE register values for the XC18V00 devices.

Table 5: IDCODES Ass	signed to XC18V00 Devices
----------------------	---------------------------

ISP-PROM	IDCODE
XC18V01	05024093h
XC18V02	05025093h
XC18V04	05026093h
XC18V256	05022093h
XC18V512	05023093h

The USERCODE instruction gives access to a 32-bit user programmable scratch pad typically used to supply information about the device's programmed contents. By using the USERCODE instruction, a user-programmable identification code can be shifted out for examination. This code is loaded into the USERCODE register during programming of the XC18V00 device. If the device is blank or was not loaded during programming, the USERCODE register contains FFFFFFFh.

XC18V00 TAP Characteristics

The XC18V00 family performs both in-system programming and IEEE 1149.1 boundary-scan (JTAG) testing via a single 4-wire Test Access Port (TAP). This simplifies system designs and allows standard Automatic Test Equipment to perform both functions. The AC characteristics of the XC18V00 TAP are described as follows.

TAP Timing

Figure 4 shows the timing relationships of the TAP signals. These TAP timing characteristics are identical for both boundary-scan and ISP operations.




Figure 4: Test Access Port Timing

TAP AC Parameters

Table 6 shows the timing parameters for the TAP waveforms shown in Figure 4

Symbol	Parameter	Min	Мах	Units
T _{CKMIN1}	TCK minimum clock period	100	-	ns
T _{CKMIN2}	TCK minimum clock period, Bypass Mode	50	-	ns
T _{MSS}	TMS setup time	10	-	ns
T _{MSH}	TMS hold time	25	-	ns
T _{DIS}	TDI setup time	10	-	ns
T _{DIH}	TDI hold time	25	-	ns
T _{DOV}	TDO valid delay	-	25	ns

Table 6: Test Access Port Timing Parameters

Connecting Configuration PROMs

Connecting the FPGA device with the configuration PROM (see Figure 5 and Figure 6).

- The DATA output(s) of the PROM(s) drives the D_{IN} input of the lead FPGA device.
- The Master FPGA CCLK output drives the CLK input(s) of the PROM(s) (in Master-Serial and Master-SelectMAP modes only).
- The CEO output of a PROM drives the CE input of the next PROM in a daisy chain (if any).
- The OE/RESET pins of all PROMs are connected to the INIT pins of all FPGA devices. This connection assures that the PROM address counter is reset before the start of any (re)configuration, even when a reconfiguration is initiated by a V_{CC} glitch.
- The PROM CE input can be driven from the DONE pin. The CE input of the first (or only) PROM can be driven by the DONE output of all target FPGA devices, provided that DONE is not permanently grounded. CE can also be permanently tied Low, but this keeps the DATA output active and causes an unnecessary supply current of 10 mA maximum.
- Slave-Parallel/SelectMap mode is similar to slave serial mode. The DATA is clocked out of the PROM one byte per CCLK instead of one bit per CCLK cycle. See FPGA data sheets for special configuration requirements.

Initiating FPGA Configuration

The XC18V00 devices incorporate a pin named \overline{CF} that is controllable through the JTAG CONFIG instruction. Executing the CONFIG instruction through JTAG pulses the \overline{CF} low for 300-500 ns, which resets the FPGA and initiates configuration.

The \overline{CF} pin must be connected to the $\overline{PROGRAM}$ pin on the FPGA(s) to use this feature.

The iMPACT software can also issue a JTAG CONFIG command to initiate FPGA configuration through the "Load FPGA" setting.

The 20-pin packages do not have a dedicated \overline{CF} pin. For 20-pin packages, the CF --> D4 setting can be used to route the \overline{CF} pin function to pin 7 only if the parallel output mode is *not* used.

Selecting Configuration Modes

The XC18V00 accommodates serial and parallel methods of configuration. The configuration modes are selectable through a user control register in the XC18V00 device. This control register is accessible through JTAG, and is set using the "Parallel mode" setting on the Xilinx iMPACT software. Serial output is the default configuration mode.

Master Serial Mode Summary

The I/O and logic functions of the Configurable Logic Block (CLB) and their associated interconnections are established by a configuration program. The program is loaded either automatically upon power up, or on command, depending on the state of the three FPGA mode pins. In Master Serial mode, the FPGA automatically loads the configuration program from an external memory. Xilinx PROMs are designed to accommodate the Master Serial mode.


Upon power-up or reconfiguration, an FPGA enters the Master Serial mode whenever all three of the FPGA mode-select pins are Low (M0=0, M1=0, M2=0). Data is read from the PROM sequentially on a single data line. Synchronization is provided by the rising edge of the temporary signal CCLK, which is generated by the FPGA during configuration.

Master Serial Mode provides a simple configuration interface. Only a serial data line, a clock line, and two control lines are required to configure an FPGA. Data from the PROM is read sequentially, accessed via the internal address and bit counters which are incremented on every valid rising edge of CCLK. If the user-programmable, dual-function D_{IN} pin on the FPGA is used only for configuration, it must still be held at a defined level during normal operation. The Xilinx FPGA families take care of this automatically with an on-chip pull-up resistor.

Cascading Configuration PROMs

For multiple FPGAs configured as a serial daisy-chain, or a single FPGA requiring larger configuration memories in a serial or SelectMAP configuration mode, cascaded PROMs provide additional memory (Figure 5). Multiple XC18V00 devices can be concatenated by using the \overline{CEO} output to drive the \overline{CE} input of the downstream device. The clock inputs and the data outputs of all XC18V00 devices in the chain are interconnected. After the last data from the first PROM is read, the next clock signal to the PROM asserts its \overline{CEO} output Low and drives its DATA line to a high-impedance state. The second PROM recognizes the Low level on its \overline{CE} input and enables its DATA output. See Figure 7.

After configuration is complete, address counters of all cascaded PROMs are reset if the PROM OE/ $\overline{\text{RESET}}$ pin goes Low or $\overline{\text{CE}}$ goes High.




Notes:

¹For Mode pin connections and DONE pin pullup value, refer to appropriate FPGA data sheet. ²For compatible voltages, refer to the appropriate FPGA data sheet

DS026_08_011503






Notes

¹ For Mode pin connections and DONE pin pullup value, refer to the appropriate FPGA data sheet.

² For compatible voltges, refer to the appropriate FPGA data sheet. ³Master/Slave Serial Mode does not require D[1:7] to be connected.

DS026_09_011503

Figure 6: Configuring Multiple Virtex-II Devices with Identical Patterns in Master/Slave or Serial/SelectMAP Modes




Notes:

For Mode pin connections and Done pullup value, refer to the appropriate FPGA data sheet.

²For compatible voltages, refer to the appropriate FPGA data sheet.


(a) Master Serial Mode




 $\frac{1}{CS}$ and WRITE must be either driven Low or pulled down externally. One option is shown.

² For Mode pin connections and Done pullup value, refer to the appropriate FPGA data sheet.

³External oscillator required for Virtex/Virtex-E SelectMAP or Virtex-II/Virtex-II Pro Slave-SelectMAP modes. ⁴For compatible voltages, refer to the appropriate FPGA data sheet.





Notes:

¹ CS and WRITE must be pulled down to be used as I/O. One option is shown.

² For Mode pin connections and Done pullup value and if Drive Done configuration option is not active, refer to

the appropriate FPGA data sheet.

- ³ External oscillator required for Spartan-II/Spartan-IIE Slave-Parallel modes.
 ⁴ For compatible voltages, refer to the appropriate FPGA data sheet.
 (c) Spartan-II/Spartan-IIE Slave-Parallel Mode

DS026_05_011503

Figure 7: (a) Master Serial Mode (b) Virtex/Virtex-E/Virtex-II Pro SelectMAP Mode (c) Spartan-II/Spartan-IIE Slave-Parallel Mode (dotted lines indicate optional connection)

Reset Activation

On power up, OE/RESET is held low until the XC18V00 is active (1 ms). OE/RESET is connected to an external resistor to pull OE/RESET HIGH releasing the FPGA INIT and allowing configuration to begin. If the power drops below 2.0V, the PROM resets. OE/RESET polarity is *not* programmable. See Figure 8 for power-up requirements.




Figure 8: V_{CC} Power-Up Requirements

Table 7: Truth Table for PROM Control Inputs

Standby Mode

The PROM enters a low-power standby mode whenever \overline{CE} is asserted High. The address is reset. The output remains in a high-impedance state regardless of the state of the OE input. JTAG pins TMS, TDI and TDO can be in a high-impedance state or High.

5V Tolerant I/Os

The I/Os on each re-programmable PROM are fully 5V tolerant even through the core power supply is 3.3V. This allows 5V CMOS signals to connect directly to the PROM inputs without damage. In addition, the 3.3V V_{CC} power supply can be applied before or after 5V signals are applied to the I/Os. In mixed 5V/3.3V/2.5V systems, the user pins, the core power supply (V_{CC}), and the output power supply (V_{CCO}) can have power applied in any order. This makes the PROM devices immune to power supply sequencing issues.

Customer Control Bits

The XC18V00 PROMs have various control bits accessible by the customer. These can be set after the array has been programmed using "Skip User Array" in Xilinx iMPACT software. See Table 7.

Control In	puts		Outputs		
OE/RESET	CE	Internal Address	DATA	CEO	Icc
High	Low	If address $\leq TC^{(1)}$: increment If address > $TC^{(1)}$: don't change	Active High-Z	High Low	Active Reduced
Low	Low	Held reset	High-Z	High	Active
High	High	Held reset	High-Z	High	Standby
Low	High	Held reset	High-Z	High	Standby

Notes:

1. TC = Terminal Count = highest address value. TC + 1 = address 0.

Absolute Maximum Ratings^(1,2)

Symbol	Description	Value	Units
V _{CC}	Supply voltage relative to GND	-0.5 to +4.0	V
V _{IN}	Input voltage with respect to GND	-0.5 to +5.5	V
V _{TS}	Voltage applied to High-Z output	-0.5 to +5.5	V
T _{STG}	Storage temperature (ambient)	-65 to +150	°C
T _{SOL}	Maximum soldering temperature (10s @ 1/16 in.)	+260	°C
TJ	Junction temperature	+150	°C

Notes:

1. Maximum DC undershoot below GND must be limited to either 0.5V or 10 mA, whichever is easier to achieve. During transitions, the device pins can undershoot to -2.0V or overshoot to +7.0V, provided this over- or undershoot lasts less then 10 ns and with the forcing current being limited to 200 mA.

2. Stresses beyond those listed under Absolute Maximum Ratings might cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those listed under Operating Conditions is not implied. Exposure to Absolute Maximum Ratings conditions for extended periods of time might affect device reliability.

Recommended Operating Conditions

Symbol	Parameter		Min	Max	Units
V _{CCINT}	Internal voltage supply ($T_A = 0^{\circ}C$ to +70°C)	Commercial	3.0	3.6	V
	Internal voltage supply ($T_A = -40^{\circ}C$ to +85°C)	Industrial	3.0	3.6	V
V _{CCO}	Supply voltage for output drivers for 3.3V operation	·	3.0	3.6	V
	Supply voltage for output drivers for 2.5V operation		2.3	2.7	V
V _{IL}	Low-level input voltage		0	0.8	V
V _{IH}	High-level input voltage		2.0	5.5	V
V _O	Output voltage		0	V _{CCO}	V
T _{VCC}	V_{CC} rise time from 0V to nominal voltage ⁽¹⁾		1	50	ms

Notes:

 At power up, the device requires the V_{CC} power supply to monotonically rise from 0V to nominal voltage within the specified V_{CC} rise time. If the power supply cannot meet this requirement, then the device might not perform power-on-reset properly. See Figure 8.

Quality and Reliability Characteristics


Symbol	Description	Min	Max	Units
T _{DR}	Data retention	20	-	Years
N _{PE}	Program/erase cycles (Endurance)	20,000	-	Cycles
V _{ESD}	Electrostatic discharge (ESD)	2,000	-	Volts

DC Characteristics Over Operating Conditions

Symbol	Parameter	Test Conditions	Min	Мах	Units
V _{OH}	High-level output voltage for 3.3V outputs	I _{OH} = -4 mA	2.4	-	V
	High-level output voltage for 2.5V outputs	I _{OH} = -500 μA	90% V _{CCO}	-	V

Symbol	Parameter	Test Conditions	Min	Max	Units
V _{OL}	Low-level output voltage for 3.3V outputs	I _{OL} = 8 mA	-	0.4	V
	Low-level output voltage for 2.5V outputs	I _{OL} = 500 μA	-	0.4	V
I _{CC}	Supply current, active mode	25 MHz	-	25	mA
I _{CCS}	Supply current, standby mode		-	10	mA
I _{ILJ}	JTAG pins TMS, TDI, and TDO	V _{CC =} MAX V _{IN} = GND	-100	-	μA
I _{IL}	Input leakage current	V _{CC} = Max V _{IN} = GND or V _{CC}	-10	10	μA
I _{IH}	Input and output High-Z leakage current	V _{CC} = Max V _{IN} = GND or V _{CC}	-10	10	μA
C _{IN} and C _{OUT}	Input and output capacitance	V _{IN} = GND f = 1.0 MHz	-	10	pF

AC Characteristics Over Operating Conditions for XC18V04 and XC18V02



Symbol	Description	Min	Max	Units
T _{OE}	OE/RESET to data delay	-	10	ns
T _{CE}	CE to data delay	-	20	ns
T _{CAC}	CLK to data delay	-	20	ns
Т _{ОН}	Data hold from \overline{CE} , OE/\overline{RESET} , or CLK	0	-	ns
T _{DF}	\overline{CE} or OE/ \overline{RESET} to data float delay ⁽²⁾	-	25	ns
T _{CYC}	Clock periods	50	-	ns
T _{LC}	CLK Low time ⁽³⁾	10	-	ns
T _{HC}	CLK High time ⁽³⁾	10	-	ns
T _{SCE}	\overline{CE} setup time to CLK (guarantees proper counting) ⁽³⁾	25	-	ns
T _{HCE}	CE High time (guarantees counters are reset)	20	-	ns
T _{HOE}	OE/RESET hold time (guarantees counters are reset)	20	-	ns

Notes:

1. AC test load = 50 pF.

Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels. 2.


Guaranteed by design, not tested. З.

All AC parameters are measured with $V_{IL} = 0.0V$ and $V_{IH} = 3.0V$. 4.

5.

If T_{HCE} High < 2 μ s, T_{CE} = 2 μ s. If T_{HCE} Low < 2 μ s, T_{OE} = 2 μ s. 6.

AC Characteristics Over Operating Conditions for XC18V01, XC18V512, and XC18V256




Symbol	Description	Min	Max	Units
T _{OE}	OE/RESET to data delay	-	10	ns
T _{CE}	CE to data delay	-	15	ns
T _{CAC}	CLK to data delay	-	15	ns
Т _{ОН}	Data hold from \overline{CE} , OE/\overline{RESET} , or CLK	0	-	ns
T _{DF}	CE or OE/RESET to data float delay ⁽²⁾	-	25	ns
T _{CYC}	Clock periods	30	-	ns
T _{LC}	CLK Low time ⁽³⁾	10	-	ns
T _{HC}	CLK High time ⁽³⁾	10	-	ns
T _{SCE}	CE setup time to CLK (guarantees proper counting) ⁽³⁾	20	-	ns
T _{HCE}	CE High time (guarantees counters are reset)	20	-	ns
T _{HOE}	OE/RESET hold time (guarantees counters are reset)	20	-	ns

Notes:

- AC test load = 50 pF. 1.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- All AC parameters are measured with V_{IL} = 0.0V and V_{IH} = 3.0V. 4.
- If T_{HCE} High < 2 μ s, T_{CE} = 2 μ s. If T_{HOE} High < 2 μ s, T_{OE} = 2 μ s. 5.
- 6.

AC Characteristics Over Operating Conditions When Cascading for XC18V04 and XC18V02



DS026_07_020300

Symbol	Description	Min	Мах	Units
T _{CDF}	CLK to data float delay ^(2,3)	-	25	ns
Тоск	CLK to $\overline{\text{CEO}}$ delay ⁽³⁾	-	20	ns
T _{OCE}	CE to CEO delay ⁽³⁾	-	20	ns
T _{OOE}	$OE/RESET$ to \overline{CEO} delay ⁽³⁾	-	20	ns

Notes:


1. AC test load = 50 pF.

2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.

3. Guaranteed by design, not tested.

4. All AC parameters are measured with $V_{\rm IL}$ = 0.0V and $V_{\rm IH}$ = 3.0V.

AC Characteristics Over Operating Conditions When Cascading for XC18V01, XC18V512, and XC18V256




DS026_07_020300

Symbol	Description	Min	Max	Units
T _{CDF}	CLK to data float delay ^(2,3)	-	25	ns
Тоск	CLK to CEO delay ⁽³⁾	-	20	ns
T _{OCE}	CE to CEO delay ⁽³⁾	-	20	ns
T _{OOE}	$OE/RESET$ to \overline{CEO} delay ⁽³⁾	-	20	ns

Notes:

- 1. AC test load = 50 pF.
- 2. Float delays are measured with 5 pF AC loads. Transition is measured at ±200 mV from steady state active levels.
- 3. Guaranteed by design, not tested.
- 4. All AC parameters are measured with V_{IL} = 0.0V and V_{IH} = 3.0V.

Ordering Information




Notes:

- 1. XC18V04 and XC18V02 only.
- 2. XC18V01, XC18V512, and XC18V256 only.

Valid Ordering Combinations


XC18V04VQ44C	XC18V02VQ44C	XC18V01VQ44C	XC18V512VQ44C	XC18V256VQ44C
XC18V04PC44C	XC18V02PC44C	XC18V01PC20C	XC18V512PC20C	XC18V256PC20C
		XC18V01SO20C	XC18V512SO20C	XC18V256SO20C
XC18V04VQ44I	XC18V02VQ44I	XC18V01VQ44I	XC18V512VQ44I	XC18V256VQ44I
XC18V04PC44I	XC18V02PC44I	XC18V01PC20I	XC18V512PC20I	XC18V256PC20I
		XC18V01SO20I	XC18V512SO20I	XC18V256SO20I

Marking Information



20-pin Package⁽¹⁾

Due to the small size of the commercial serial PROM packages, the complete ordering part number cannot be marked on the package. The XC prefix is deleted and the package code is simplified. Device marking is as follows:



1. XC18V01, XC18V512, and XC18V256 only.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision	
2/9/99	1.0	First publication of this early access specification	
8/23/99	1.1	Edited text, changed marking, added \overline{CF} and parallel load	
9/1/99	1.2	Corrected JTAG order, Security and Endurance data.	
9/16/99	1.3	Corrected SelectMAP diagram, control inputs, reset polarity. Added JTAG and \overline{CF} description, 256 Kbit and 128 Kbit devices.	
01/20/00	2.0	Added Q44 Package, changed XC18xx to XC18Vxx	
02/18/00	2.1	Updated JTAG configuration, AC and DC characteristics	
04/04/00	2.2	Removed stand alone resistor on INIT pin in Figure 5. Added Virtex-E and EM parts to FPGA table.	
06/29/00	2.3	Removed XC18V128 and updated format. Added AC characteristics for XC18V01, XC18V512, and XC18V256 densities.	
11/13/00	2.4	Features: changed 264 MHz to 264 Mb/s at 33 MHz; AC Spec.: T_{SCE} units to ns, T_{HCE} CE High time units to μ s. Removed Standby Mode statement: "The lower power standby modes available on some XC18V00 devices are set by the user in the programming software". Changed 10,000 cycles endurance to 20,000 cycles.	
01/15/01	2.5	Updated Figures 5 and 6, added 4.7 resistors. Identification registers: changes ISP PROM product ID from 06h to 26h.	
04/04/01	2.6	Updated Figure 6, Virtex SelectMAP mode; added XC2V products to Compatible PROM table; changed Endurance from 10,000 cycles, 10 years to 20,000, 20 years;	
04/30/01	2.7	Updated Figure 6: removed Virtex-E in Note 2, fixed SelectMAP mode connections. Under AC Characteristics Over Operating Conditions for XC18V04 and XC18V02, changed T _{SCE} from 25 ms to 25 ns.	
06/11/01	2.8	AC Characteristics Over Operating Conditions for XC18V01, XC18V512, and XC18V256. Changed Min values for T_{SCE} from 20 ms to 20 ns and for T_{HCE} from 2 ms to 2 μ s.	
09/28/01	2.9	Changed the boundary scan order for the CEO pin in Table 1, updated the configuration bits values in the table under Xilinx FPGAs and Compatible PROMs, and added information to the Recommended Operating Conditions table.	
11/12/01	3.0	Updated for Spartan-IIE FPGA family.	
12/06/01	3.1	Changed Figure 7(c).	
02/27/02	3.2	Updated Table 2 and Figure 6 for the Virtex-II Pro family of devices.	
03/15/02	3.3	Updated Xilinx software and modified Figure 6 and Figure 7.	
03/27/02	3.4	Made changes to pages 1-3, 5, 7-11, 13, 14, and 18. Added new Figure 8 and Figure 9.	
06/14/02	3.5	Made additions and changes to Table 2.	
07/24/02	3.6	Changed last bullet under Connecting Configuration PROMs, page 9.	
09/06/02	3.7	Multiple minor changes throughout, plus the addition of Pinout Diagrams , page 4 and the deletion of Figure 9.	

10/31/02	3.8	Made minor change on Figure 7 (b) and changed orientation of SO20 diagram on pag	
11/18/02	3.9	Added XC2S400E and XC2S600E to Table 2.	
04/17/03	3.10	Changes to Description, External Programming, and Table 2.	



Discontinue XC18V256 and I-Grade Ordering Codes for the XC18V00 Product Family

PDN2003-05 (v1.2) May 5, 2004

Product Discontinuation Notice

Overview

Xilinx is discontinuing the XC18V256TM device and all Industrial Temperature Grade (I-Grade) ordering codes of the XC18V00TM product family.

Product Affected

The following ordering codes are being discontinued:

XC18V256 devices:

XC18V256PC20C	XC18V256PC20I
XC18V256SO20C	XC18V256SO20I
XC18V256VQ44C	XC18V256VQ44I

XC18V00 I-grade:

XC18V512PC20I	XC18V01PC20I	XC18V02PC44I	XC18V04PC44I
XC18V512SO20I	XC18V01SO20I	XC18V02VQ44I	XC18V04VQ44I
XC18V512VQ44I	XC18V01VQ44I		

Description

Xilinx is streamlining the XC18V00 family by discontinuing ordering codes with minimal customer impact. The above device/package combinations have declined in customer usage to the point where continued manufacturing is no longer economical.

Replacement devices are listed in the attached table. The target replacement for the XC18V256 device is the XC18V512. The target replacements for the XC18V00 I-grade devices are the new XC18V00 C-grade devices.

Note: A separate product change notification (<u>PCN2003-04</u>) has been issued which expands the operating range/processing of the XC18V00 C-grade devices to meet the operating range/processing of the discontinued XC18V00 I-grade devices. These target replacements are form, fit, and functionally compatible with the discontinued devices.

Discontinued	Configuration	Replacement	Configuration
Part Number	Bits	Part Number	Bits
XC18V256PC20C	262,144	XC18V512PC20C	524,288
XC18V256SO20C	262,144	XC18V512SO20C	524,288
XC18V256VQ44C	262,144	XC18V512VQ44C	524,288
XC18V256PC20I	262,144	XC18V512PC20C0901	524,288
XC18V256SO20I	262,144	XC18V512SO20C0901	524,288
XC18V256VQ44I	262,144	XC18V512VQ44C0901	524,288
XC18V512PC20I	524,288	XC18V512PC20C0901	524,288
XC18V512SO20I	524,288	XC18V512SO20C0901	524,288
XC18V512VQ44I	524,288	XC18V512VQ44C0901	524,288
XC18V01PC20I	1,048,576	XC18V01PC20C0901	1,048,576
XC18V01SO20I	1,048,576	XC18V01SO20C0901	1,048,576
XC18V01VQ44I	1,048,576	XC18V01VQ44C0901	1,048,576
XC18V02PC44I	2,097,152	XC18V02PC44C0901	2,097,152
XC18V02VQ44I	2,097,152	XC18V02VQ44C0901	2,097,152
XC18V04PC44I	4,194,304	XC18V04PC44C0901	4,194,304
XC18V04VQ44I	4,194,304	XC18V04VQ44C0901	4,194,304

Key Dates

Final orders are accepted until December 31, 2004 Final deliveries must occur on or before June 30, 2005.

Response

Assistance in planning for the replacement of the above devices is available. Please contact your <u>Xilinx Sales</u> <u>Representative</u> for more information.

Important Notice: On July 1, 2004, Xilinx Customer Notifications (PCN, PDN, and Quality Alerts) will be delivered via e-mail alerts sent by the MySupport website (<u>http://www.xilinx.com/support</u>). Register today and personalize your "MyAlerts" to include Customer Notifications. This change provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, and so forth. For instructions on how to sign up, refer to <u>Xilinx Answer Record 18683</u>.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
6/30/03	1.0	Initial release.
10/9/03	1.1	Modify page 2 to clarify the replacements for I-grade parts must use SCD0901.
5/5/04	1.2	 Revise final order date from June 30, 2004, to December 31, 2004. Revise final delivery date from December 30, 2004, to June 30, 2005. Reformat document to similar format used by recent customer notifications.



Discontinue XC18V256 and I-Grade Ordering Codes for the XC18V00 Product Family

PDN2003-05 (v1.3) September 1, 2004

Product Discontinuation Notice

Overview

Xilinx is discontinuing the XC18V256TM device and all Industrial Temperature Grade (I-Grade) ordering codes of the XC18V00TM product family.

Product Affected

The following ordering codes are being discontinued:

XC18V256 devices:

XC18V256PC20C	XC18V256PC20I
XC18V256SO20C	XC18V256SO20I
XC18V256VQ44C	XC18V256VQ44I

XC18V00 I-grade:

XC18V512PC20I	XC18V01PC20I	XC18V02PC44I	XC18V04PC44I
XC18V512SO20I	XC18V01SO20I	XC18V02VQ44I	XC18V04VQ44I
XC18V512VQ44I	XC18V01VQ44I		

Description

Xilinx is streamlining the XC18V00 family by discontinuing ordering codes with minimal customer impact. The above device/package combinations have declined in customer usage to the point where continued manufacturing is no longer economical.

Replacement devices are listed in the attached table. The target replacement for the XC18V256 device is the XC18V512. The target replacements for the XC18V00 I-grade devices are the new XC18V00 C-grade devices.

Note: A separate product change notification (<u>PCN2003-04</u>) has been issued which expands the operating range/processing of the XC18V00 C-grade devices to meet the operating range/processing of the discontinued XC18V00 I-grade devices. These target replacements are form, fit, and functionally compatible with the discontinued devices.

Discontinued	Configuration	Replacement	Configuration
Part Number	Bits	Part Number	Bits
XC18V256PC20C	262,144	XC18V512PC20C	524,288
XC18V256SO20C	262,144	XC18V512SO20C	524,288
XC18V256VQ44C	262,144	XC18V512VQ44C	524,288
XC18V256PC20I	262,144	XC18V512PC20C0936	524,288
XC18V256SO20I	262,144	XC18V512SO20C0936	524,288
XC18V256VQ44I	262,144	XC18V512VQ44C0936	524,288
XC18V512PC20I	524,288	XC18V512PC20C0936	524,288
XC18V512SO20I	524,288	XC18V512SO20C0936	524,288
XC18V512VQ44I	524,288	XC18V512VQ44C0936	524,288
XC18V01PC20I	1,048,576	XC18V01PC20C0936	1,048,576
XC18V01SO20I	1,048,576	XC18V01SO20C0936	1,048,576
XC18V01VQ44I	1,048,576	XC18V01VQ44C0936	1,048,576
XC18V02PC44I	2,097,152	XC18V02PC44C0936	2,097,152
XC18V02VQ44I	2,097,152	XC18V02VQ44C0936	2,097,152
XC18V04PC44I	4,194,304	XC18V04PC44C0936	4,194,304
XC18V04VQ44I	4,194,304	XC18V04VQ44C0936	4,194,304

Key Dates

Final orders are accepted until December 31, 2004. Final deliveries must occur on or before June 30, 2005.

Response

Assistance in planning for the replacement of the above devices is available. Please contact your <u>Xilinx Sales</u> <u>Representative</u> for more information.

Important Notice: On July 1, 2004, Xilinx Customer Notifications (PCN, PDN, and Quality Alerts) will be delivered via e-mail alerts sent by the MySupport website (<u>http://www.xilinx.com/support</u>). Register today and personalize your "MyAlerts" to include Customer Notifications. This change provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, and so forth. For instructions on how to sign up, refer to <u>Xilinx Answer Record 18683</u>.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
6/30/03	1.0	Initial release.
10/9/03	1.1	Modify page 2 to clarify the replacements for I-grade parts must use SCD0901.
5/5/04	1.2	 Revise final order date from June 30, 2004, to December 31, 2004. Revise final delivery date from December 30, 2004, to June 30, 2005. Reformat document to similar format used by recent customer notifications.
9/1/04	1.3	Recommended replacements changed to reference SCD0936 instead of SCD0901. This is related to PCN2004-17.



<u>Key Dates:</u> Qualification samples for product manufactured at STMicroelectronics are now available. Xilinx is offering 5 sample units free of charge per customer. Use special ordering code 0901 when placing orders for these sample units. To use ordering code 0901, append "0901" to the end of the standard ordering part number (e.g., XC18V04VQ44C0901). The ordering code 0901 will not be marked on the package topmark.

Customers who need product manufactured at STMicroelectronics beyond the onset of device cross-shipment (September 10, 2003) should also use ordering code 0901. Only product manufactured at STMicroelectronics will be used to fulfill SCD0901 orders – *this clarification paragraph was added on July 21, 2003.*

Xilinx will begin shipping production devices manufactured at STMicroelectronics starting September 10, 2003. After this date, customers ordering the standard part number may receive product manufactured at either UMC or STMicroelectronics.

Customers who need product manufactured at UMC beyond the onset of device crossshipment (September 10, 2003) may do so on a short-term basis only by using special ordering number SCD0799*. To use SCD0799, append "0799" to the end of the standard part ordering number (e.g., XC18V04VQ44C0799). Only product manufactured at UMC will be used to fulfill SCD0799 orders. SCD0799 will be available for use starting June 10, 2003 and will be discontinued after December 31, 2003. The ordering code 0799 will not be marked on the package topmark.

<u>**Traceability:**</u> The devices manufactured at UMC and STMicroelectronics can be distinguished both visually and electrically.

Visually: The devices can be distinguished visually by a 3-letter code located on the second line of the package topmark in between the package/pin code and the datecode. The second letter in this 3-letter code will be an "**R**" for product manufactured at STMicroelectronics. Also, a new traceability code will be added to the top mark for XC18V00 devices manufactured at STMicroelectronics. See the example below.

Sample topmark for the 44-pin VQFP and PLCC Packages

Example of a UMC package topmark



Example of an STMicro package topmark



STMicroelectronics traceability code

* Reference <u>PCN2003-04A</u> for the latest update on the availability of SCD0799.

Xilinx PCN2003-04 (v1.3) Additional Manufacturer for the XC18V00 Family of ISP Configuration PROMs

Page 2 of 5



Sample topmark for the 20-pin SOIC Package

Example of a UMC package topmark




Example of an STMicro package topmark



Sample topmark for the 20-pin PLCC Package

Example of a UMC package topmark



Example of an STMicro package topmark



Electrically: The devices can be distinguished electrically by the IDCODE:

	UMC STMicroelectron	
Device	IDCODE	IDCODE
XC18V512	05023093h	05033093h
XC18V01	05024093h	05034093h
XC18V02	05025093h	05035093h
XC18V04	05026093h	05036093h

This change will require a software update to your programming algorithms. Please see the Algorithm Change Notification (<u>ACN2003-01</u>) for further details. Xilinx has informed and provided the necessary information to our third party programmer partners as well as our distribution partners to ensure a smooth transition.



Qualification Data:

STMicroelectronics Process Qualification Data for 32MBit Flash Memory:

Test Procedure	MIL-STD-883	Test Conditions	Hours/Cy	Results		
	Procedure		-	Lots	Sample	Fail
Retention Bake	1008	150°C	1000	1	60	0
Retention Bake	1008	250°C	1000	3	180	0
Write/Erase Cycling		25°C	100,000	3	180	0
Retention Bake (after W/E Cycling)		250°C	168	3	180	0
Temperature Cycling	1010C	-40 to 150°C	1000	1	60	0
Pressure Pot	JEDEC 22A102	121°C, 2 ATM, RH=100%	240	1	60	0
Temperature Humidity, Bias	CECC 90,000	85°C, RH=85%, Vcc=3.6V	1000	1	60	0

Xilinx Qualification Data:

Part	Test	Package	Sample	Hours/Cy	Fails	Status
XC18V04	HTOL @140°C	VQ44	76	1000	0	Pass
		VQ44	76	1000	0	Pass
XC18V04	Temp Cycle,	VQ44	76	500	0	Pass
	Condition C	PC44	76	500	0	Pass
	-65°C to 150°C	SO20	76	500	0	Pass
		PC20	76	500	0	Pass
XC18V04	HTS, 150°C	VQ44	76	1000	0	Pass
		VQ44	76	500	0	Pass
		PC44	76	1000	0	Pass
		SO20	75	1000	0	Pass
		PC20	76	1000	0	Pass
XC18V04	Temperature/Humidity	VQ44	74	96	0	Pass
	Bias Test - Hast	PC44	76	96	0	Pass
	130°C/85%RH	SO20	76	96	0	Pass
		PC20	76	96	0	Pass
XC18V04	Temperature/Humidity	VQ44	76	1000	0	Pass
	Bias Test 85°C /85%RH					
XC18V04	Write/Erase Cycling 25°C	VQ44	32	20,000	0	Pass
XC18V04	ESD - HBM JESD22-A-114	VQ44	6	2000 volts	0	Pass
XC18V04	ESD – MM JESD22-A-115-A	VQ44	6	200 volts	0	Pass
XC18V04	Latchup – EIA/JESD78	VQ44	6	200 mA	0	Pass



Response and Contact: Contact your <u>Xilinx Sales Representative</u> for assistance in obtaining sample or production devices. Characterization data is available upon request by emailing the Xilinx Quality Assurance group at <u>pcn@xilinx.com</u>. All other questions may be direct <u>pcn@xilinx.com</u>, or directly by fax at (408) 369-1718.

Per JEDEC Standard JESD46B, customers should acknowledge receipt of the PCN within 30 days of delivery of the PCN. Lack of acknowledgement of the PCN within 30 days constitutes acceptance of the change. After acknowledgement, lack of additional response within the 90-day period constitutes acceptance of the change.

Revision History

Date	Version	Revision
6/10/03	1.0	Initial release.
6/26/03	1.1	Fixed a typographical error in the package topmark: the STMicroelectronics traceability code should be 5PM5A0233 instead of 5BM5A0233 (change the B to a P).
7/21/03	1.2	Modified the Key Dates section to clarify the use of SCD0901.
2/12/04	1.3	Modified the Key Dates section to add a footnote which references PCN2003-04A for the latest information on product availability.

Xilinx PCN2003-04 (v1.3) Additional Manufacturer for the XC18V00 Family of ISP Configuration PROMs