

M24512

512 Kbit Serial I²C Bus EEPROM

FEATURES SUMMARY

- Two Wire I²C Serial Interface Supports 400 kHz Protocol
- 2.5 to 5.5V Single Supply Voltage
- Write Control Input
- BYTE and PAGE WRITE (up to 128 Bytes)
- RANDOM and SEQUENTIAL READ Modes
- Self-Timed Programming Cycle
- Automatic Address Incrementing
- Enhanced ESD/Latch-Up Behavior
- More than 100,000 Erase/Write Cycles
- More than 40 Year Data Retention




TABLE OF CONTENTS

FEATURES SUMMARY1
Figure 1. Packages
Figure 2. Logic Diagram
Table 1. Signal Names 4
Power On Reset: VCC Lock-Out Write Protect
Figure 3. DIP, SO and LGA Connections
SIGNAL DESCRIPTION
Serial Clock (SCL)
Serial Data (SDA)
Chip Enable (E0, E1, E2)
Write Control (WC)
Figure 4. Maximum RL Value versus Bus Capacitance (CBUS) for an I2C Bus
Figure 5. I2C Bus Protocol6
Table 2. Device Select Code 6
Table 3. Most Significant Byte 6
Table 4. Least Significant Byte 6
DEVICE OPERATION
Start Condition
Stop Condition
Acknowledge Bit (ACK)7
Data Input7
Memory Addressing
Table 5. Operating Modes 7
Figure 6. Write Mode Sequences with WC=1 (data write inhibited)
Write Operations
Byte Write
Page Write
Figure 7. Write Mode Sequences with WC=0 (data write enabled)
Figure 8. Write Cycle Polling Flowchart using ACK10
Minimizing System Delays by Polling On ACK10
Figure 9. Read Mode Sequences 11
Read Operations
Random Address Read
Current Address Read
Sequential Read
Acknowledge in Read Mode
INITIAL DELIVERY STATE
MAXIMUM RATING
Table 6. Absolute Maximum Ratings

57

DC AND AC PARAMETERS14
Table 7. Operating Conditions.14Table 8. AC Measurement Conditions.14Figure 10.AC Measurement I/O Waveform.14Table 9. Input Parameters.14Table 10. DC Characteristics.15Table 11. AC Characteristics.15Figure 11.AC Waveforms16
PACKAGE MECHANICAL
Figure 12.PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Outline 17 Table 12. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data 17 Figure 13.SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Outline 18 Table 13. SO8 wide – 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data 18 Figure 14.LGA8 - 8 lead Land Grid Array, Package Outline 19 Table 14. LGA8 - 8 lead Land Grid Array, Package Mechanical Data 19
PART NUMBERING
Table 15. Ordering Information Scheme 20
REVISION HISTORY
Table 16. Document Revision History

SUMMARY DESCRIPTION

These I^2C -compatible electrically erasable programmable memory (EEPROM) devices are organized as 64K x 8 bits.

Figure 2. Logic Diagram




Table 1. Signal Names

E0, E1, E2	Chip Enable
SDA	Serial Data
SCL	Serial Clock
WC	Write Control
Vcc	Supply Voltage
V _{SS}	Ground

 I^2C uses a two wire serial interface, comprising a bi-directional data line and a clock line. The devices carry a built-in 4-bit Device Type Identifier code (1010) in accordance with the I^2C bus definition.


The device behaves as a slave in the I^2C protocol, with all memory operations synchronized by the serial clock. Read and Write operations are initiated by a Start condition, generated by the bus master. The Start condition is followed by a Device Select Code and RW bit (as described in Table 2.), terminated by an acknowledge bit.

When writing data to the memory, the device inserts an acknowledge bit during the 9th bit time, following the bus master's 8-bit transmission. When data is read by the bus master, the bus master acknowledges the receipt of the data byte in the same way. Data transfers are terminated by a Stop condition after an Ack for Write, and after a NoAck for Read.

Power On Reset: V_{CC} Lock-Out Write Protect

In order to prevent data corruption and inadvertent Write operations during Power-up, a Power On Reset (POR) circuit is included. At Power-up, the internal reset is held active until V_{CC} has reached the POR threshold value, and all operations are disabled – the device will not respond to any command. In the same way, when V_{CC} drops from the operating voltage, below the POR threshold value, all operations are disabled and the device will not respond to any commund. A stable and valid V_{CC} must be applied before applying any logic signal.

Figure 3. DIP, SO and LGA Connections



Note: See PACKAGE MECHANICAL section for package dimensions, and how to identify pin-1.

Á7/

SIGNAL DESCRIPTION

Serial Clock (SCL). This input signal is used to strobe all data in and out of the device. In applications where this signal is used by slave devices to synchronize the bus to a slower clock, the bus master must have an open drain output, and a pull-up resistor must be connected from Serial Clock (SCL) to V_{CC} . (Figure 4. indicates how the value of the pull-up resistor can be calculated). In most applications, though, this method of synchronization is not employed, and so the pull-up resistor is not necessary, provided that the bus master has a push-pull (rather than open drain) output.

Serial Data (SDA). This bi-directional signal is used to transfer data in or out of the device. It is an open drain output that may be wire-OR'ed with other open drain or open collector signals on the bus. A pull up resistor must be connected from Serial Data (SDA) to V_{CC} . (Figure 4. indicates how the value of the pull-up resistor can be calculated).

Chip Enable (E0, E1, E2). These input signals are used to set the value that is to be looked for on the three least significant bits (b3, b2, b1) of the 7-bit Device Select Code. These inputs must be tied to V_{CC} or V_{SS} , to establish the Device Select Code. When not connected (left floating), these inputs are read as Low (0,0,0).

Write Control (WC). This input signal is useful for protecting the entire contents of the memory from inadvertent write operations. Write operations are disabled to the entire memory array when Write Control (WC) is driven High. When unconnected, the signal is internally read as V_{IL} , and Write operations are allowed.

When Write Control (\overline{WC}) is driven High, Device Select and Address bytes are acknowledged, Data bytes are not acknowledged.




Figure 4. Maximum R_L Value versus Bus Capacitance (C_{BUS}) for an I²C Bus

M24512

Figure 5. I²C Bus Protocol




Table 2. Device Select Code

	Device Type Identifier ¹			Chip	Enable Add	ress ²	RW	
	b7	b6	b5	b4	b3	b2	b1	b0
Device Select Code	1	0	1	0	E2	E1	E0	RW

Note: 1. The most significant bit, b7, is sent first.2. E0, E1 and E2 are compared against the respective external pins on the memory device.

Table 3. Most Significant Byte

b15	b14	b13	b12	b11	b10	b9	b8
510		010	012		010	00	50

Table 4. Least Significant Byte

b7	b6	b5	b4	b3	b2	b1	b0
----	----	----	----	----	----	----	----

57

DEVICE OPERATION

The device supports the I^2C protocol. This is summarized in Figure 5.. Any device that sends data on to the bus is defined to be a transmitter, and any device that reads the data to be a receiver. The device that controls the data transfer is known as the bus master, and the other as the slave device. A data transfer can only be initiated by the bus master, which will also provide the serial clock for synchronization. The M24512 device is always a slave in all communication.

Start Condition

Start is identified by a falling edge of Serial Data (SDA) while Serial Clock (SCL) is stable in the High state. A Start condition must precede any data transfer command. The device continuously monitors (except during a Write cycle) Serial Data (SDA) and Serial Clock (SCL) for a Start condition, and will not respond unless one is given.

Stop Condition

Stop is identified by a rising edge of Serial Data (SDA) while Serial Clock (SCL) is stable and driven High. A Stop condition terminates communication between the device and the bus master. A Read command that is followed by NoAck can be followed by a Stop condition to force the device into the Stand-by mode. A Stop condition at the end of a Write command triggers the internal EE-PROM Write cycle.

Acknowledge Bit (ACK)

The acknowledge bit is used to indicate a successful byte transfer. The bus transmitter, whether it be bus master or slave device, releases Serial Data (SDA) after sending eight bits of data. During the 9th clock pulse period, the receiver pulls Serial

Data (SDA) Low to acknowledge the receipt of the eight data bits.

Data Input

During data input, the device samples Serial Data (SDA) on the rising edge of Serial Clock (SCL). For correct device operation, Serial Data (SDA) must be stable during the rising edge of Serial Clock (SCL), and the Serial Data (SDA) signal must change *only* when Serial Clock (SCL) is driven Low.

Memory Addressing

To start communication between the bus master and the slave device, the bus master must initiate a Start condition. Following this, the bus master sends the Device Select Code, shown in Table 2. (on Serial Data (SDA), most significant bit first).

The Device Select Code consists of a 4-bit Device Type Identifier, and a 3-bit Chip Enable "Address" (E2, E1, E0). To address the memory array, the 4bit Device Type Identifier is 1010b.

Up to eight memory devices can be connected on a single l^2C bus. Each one is given a unique 3-bit code on the Chip Enable (E0, E1, E2) inputs. When the Device Select Code is received, the device only responds if the Chip Enable Address is the same as the value on the Chip Enable (E0, E1, E2) inputs.

The 8^{th} bit is the Read/Write bit (RW). This bit is set to 1 for Read and 0 for Write operations.

If a match occurs on the Device Select code, the corresponding device gives an acknowledgment on Serial Data (SDA) during the 9th bit time. If the device does not match the Device Select code, it deselects itself from the bus, and goes into Standby mode.

Mode	RW bit	WC ¹	Bytes	Initial Sequence	
Current Address Read	1	Х	1	START, Device Select, $R\overline{W} = 1$	
Random Address Read	0	Х	X START, Device Select, $R\overline{W} = 0$, Addre		
Kanuoni Audress Keau	1	Х		reSTART, Device Select, $R\overline{W} = 1$	
Sequential Read	1	Х	≥ 1	Similar to Current or Random Address Read	
Byte Write	0	VIL	1	START, Device Select, $R\overline{W} = 0$	
Page Write	0	V _{IL}	≤ 128	START, Device Select, $R\overline{W} = 0$	

Table 5. Operating Modes

Note: 1. $X = V_{IH} \text{ or } V_{IL}$.

M24512




Figure 6. Write Mode Sequences with \overline{WC} =1 (data write inhibited)

Write Operations

Following a Start condition the bus master sends a Device Select Code with the RW bit reset to 0. The device acknowledges this, as shown in Figure 7., and waits for two address bytes. The device responds to each address byte with an acknowledge bit, and then waits for the data byte.

Writing to the memory may be inhibited if Write Control (WC) is driven High. Any Write instruction with Write Control (WC) driven High (during a period of time from the Start condition until the end of the two address bytes) will not modify the memory contents, and the accompanying data bytes are *not* acknowledged, as shown in Figure 6..

Each data byte in the memory has a 16-bit (two byte wide) address. The Most Significant Byte (Table 3.) is sent first, followed by the Least Significant Byte (Table 4.). Bits b15 to b0 form the address of the byte in memory.

When the bus master generates a Stop condition immediately after the Ack bit (in the "10th bit" time slot), either at the end of a Byte Write or a Page

Write, the internal memory Write cycle is triggered. A Stop condition at any other time slot does not trigger the internal Write cycle.

After the Stop condition, the delay t_W , and the successful completion of a Write operation, the device's internal address counter is incremented automatically, to point to the next byte address after the last one that was modified.

During the internal Write cycle, Serial Data (SDA) is disabled internally, and the device does not respond to any requests.

Byte Write

After the Device Select code and the address bytes, the bus master sends one data byte. If the addressed location is Write-protected, by Write Control (WC) being driven High, the device replies with NoAck, and the location is not modified. If, instead, the addressed location is not Write-protected, the device replies with Ack. The bus master terminates the transfer by generating a Stop condition, as shown in Figure 7..

57

Page Write

The Page Write mode allows up to 128 bytes to be written in a single Write cycle, provided that they are all located in the same 'row' in the memory: that is, the most significant memory address bits (b15-b7) are the same. If more bytes are sent than will fit up to the end of the row, a condition known as 'roll-over' occurs. This should be avoided, as data starts to become overwritten in an implementation dependent way.

The bus master sends from 1 to 128 bytes of data, each of which is acknowledged by the device if Write Control (\overline{WC}) is Low. If Write Control (\overline{WC}) is High, the contents of the addressed memory location are not modified, and each data byte is followed by a NoAck. After each byte is transferred, the internal byte address counter (the 7 least significant address bits only) is incremented. The transfer is terminated by the bus master generating a Stop condition.




Figure 7. Write Mode Sequences with $\overline{WC}=0$ (data write enabled)




Figure 8. Write Cycle Polling Flowchart using ACK

Minimizing System Delays by Polling On ACK

During the internal Write cycle, the device disconnects itself from the bus, and writes a copy of the data from its internal latches to the memory cells. The maximum Write time (t_w) is shown in Table 11., but the typical time is shorter. To make use of this, a polling sequence can be used by the bus master.


The sequence, as shown in Figure 8., is:

Initial condition: a Write cycle is in progress.

_ Step 1: the bus master issues a Start condition followed by a Device Select Code (the first byte of the new instruction).

Step 2: if the device is busy with the internal Write cycle, no Ack will be returned and the bus master goes back to Step 1. If the device has terminated the internal Write cycle, it responds with an Ack, indicating that the device is ready to receive the second part of the instruction (the first byte of this instruction having been sent during Step 1).

Figure 9. Read Mode Sequences



Note: 1. The seven most significant bits of the Device Select Code of a Random Read (in the 1st and 4th bytes) must be identical.

Read Operations

Read operations are performed independently of the state of the Write Control (WC) signal.

After the successful completion of a Read operation, the device's internal address counter is incremented by one, to point to the next byte address.

Random Address Read

A dummy Write is first performed to load the address into this address counter (as shown in Figure 9.) but *without* sending a Stop condition. Then, the bus master sends another Start condition, and repeats the Device Select Code, with the RW bit set to 1. The device acknowledges this, and outputs the contents of the addressed byte. The bus master must *not* acknowledge the byte, and terminates the transfer with a Stop condition.

Current Address Read

For the Current Address Read operation, following a Start condition, the bus master only sends a Device Select Code with the RW bit set to 1. The device acknowledges this, and outputs the byte addressed by the internal address counter. The counter is then incremented. The bus master terminates the transfer with a Stop condition, as shown in Figure 9., *without* acknowledging the byte.

Sequential Read

This operation can be used after a Current Address Read or a Random Address Read. The bus master *does* acknowledge the data byte output, and sends additional clock pulses so that the device continues to output the next byte in sequence. To terminate the stream of bytes, the bus master must *not* acknowledge the last byte, and *must* generate a Stop condition, as shown in Figure 9...

The output data comes from consecutive addresses, with the internal address counter automatically incremented after each byte output. After the last memory address, the address counter 'rolls-over', and the device continues to output data from memory address 00h.

Acknowledge in Read Mode

For all Read commands, the device waits, after each byte read, for an acknowledgment during the 9th bit time. If the bus master does not drive Serial Data (SDA) Low during this time, the device terminates the data transfer and switches to its Standby mode.

INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh).



MAXIMUM RATING

Stressing the device above the rating listed in the Absolute Maximum Ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Table 6. Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
T _A	Ambient Operating Temperature	-40	125	°C
T _{STG}	Storage Temperature	-65	150	°C
T _{LEAD}	Lead Temperature during Soldering	See note ¹		°C
V _{IO}	Input or Output range	-0.50	6.5	V
V _{CC}	Supply Voltage	-0.50	6.5	V
V _{ESD}	Electrostatic Discharge Voltage (Human Body model) ²	-4000	4000	V

Note: 1. Compliant with JEDEC Std J-STD-020B (for small body, Sn-Pb or Pb assembly), the ST ECOPACK[®] 7191395 specification, and the European directive on Restrictions on Hazardous Substances (RoHS) 2002/95/EU

2. AEC-Q100-002 (compliant with JEDEC Std JESD22-A114A, C1=100pF, R1=1500 Ω , R2=500 Ω)

DC AND AC PARAMETERS

This section summarizes the operating and measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC Characteristic tables that follow are derived from tests performed under the Measurement Conditions summarized in the relevant tables. Designers should check that the operating conditions in their circuit match the measurement conditions when relying on the quoted parameters.

Table 7. Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	2.5	5.5	V
T _A	Ambient Operating Temperature	-40	85	°C

Table 8. AC Measurement Conditions

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	100		pF
	Input Rise and Fall Times		50	ns
	Input Levels	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input and Output Timing Reference Levels 0.3V _{CC} to 0.7V _{CC}		V	

Figure 10. AC Measurement I/O Waveform




Table 9. Input Parameters

Symbol	Parameter ^{1,2}	Test Condition	Min.	Max.	Unit
C _{IN}	Input Capacitance (SDA)			8	pF
C _{IN}	Input Capacitance (other pins)			6	pF
ZL	Input Impedance (E2, E1, E0, WC)	V _{IN} < 0.5 V	30		kΩ
Z _H	Input Impedance (E2, E1, E0, WC)	$V_{IN} > 0.7 V_{CC}$	500		kΩ
t _{NS}	Pulse width ignored (Input Filter on SCL and SDA)	Single glitch		100	ns

Note: 1. T_A = 25 °C, f = 400 kHz

2. Sampled only, not 100% tested.

Table 10. DC Characteristics

Symbol	Parameter	Test Condition (in addition to those in Table 7.)	Min.	Max.	Unit
ILI	Input Leakage Current (SCL, SDA)	$V_{IN} = V_{SS} \text{ or } V_{CC}$ device in Stand-by mode		± 2	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{SS}$ or V_{CC} , SDA in Hi-Z		± 2	μA
I _{CC}	Supply Current	V_{CC} =2.5V, f_{C} =400kHz (rise/fall time < 30ns)		1	mA
I _{CC1}	Stand-by Supply Current	V_{IN} = V_{SS} or V_{CC} , V_{CC} = 2.5 V		2	μA
V _{IL}	Input Low Voltage (SCL, SDA, WC)		-0.45	0.3V _{CC}	V
V _{IH}	Input High Voltage (SCL, SDA, WC)		0.7V _{CC}	V _{CC} +1	V
V _{OL}	Output Low Voltage	I_{OL} = 2.1 mA, V_{CC} = 2.5 V		0.4	V


Table 11. AC Characteristics

Test conditions specified in Table 8. and Table 7.						
Symbol Alt.		Parameter	Min.	Max.	Unit	
f _C	f _{SCL}	Clock Frequency		400	kHz	
t _{CHCL}	t _{HIGH}	Clock Pulse Width High	600		ns	
t _{CLCH}	t _{LOW}	Clock Pulse Width Low	1300		ns	
t _{СН1СН2}	t _R	Clock Rise Time		300	ns	
t _{CL1CL2}	t _F	Clock Fall Time		300	ns	
t _{DH1DH2} ²	t _R	SDA Rise Time	20	300	ns	
t _{DL1DL2} ²	t _F	SDA Fall Time	20	300	ns	
t _{DXCX}	t _{SU:DAT}	Data In Set Up Time	100		ns	
t _{CLDX}	t _{HD:DAT}	Data In Hold Time	0		ns	
t _{CLQX}	t _{DH}	Data Out Hold Time	200		ns	
t _{CLQV} ³	t _{AA}	Clock Low to Next Data Valid (Access Time)	200	900	ns	
t _{CHDX} ¹	t _{SU:STA}	Start Condition Set Up Time	600		ns	
t _{DLCL}	t _{HD:STA}	Start Condition Hold Time	600		ns	
t _{CHDH}	t _{SU:STO}	Stop Condition Set Up Time	600		ns	
t _{DHDL}	t _{BUF}	Time between Stop Condition and Next Start Condition	1300		ns	
t _W	t _{WR}	Write Time		10	ms	

Note: 1. For a reSTART condition, or following a Write cycle.
2. Sampled only, not 100% tested.
3. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL=1 and the falling or rising edge of SDA.

M24512

Figure 11. AC Waveforms



57

PACKAGE MECHANICAL




Table 12. PDIP8 – 8 pin Plastic DIP, 0.25mm lead frame, Package Mechanical Data

0	mm			inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
А			5.33			0.210	
A1		0.38			0.015		
A2	3.30	2.92	4.95	0.130	0.115	0.195	
b	0.46	0.36	0.56	0.018	0.014	0.022	
b2	1.52	1.14	1.78	0.060	0.045	0.070	
С	0.25	0.20	0.36	0.010	0.008	0.014	
D	9.27	9.02	10.16	0.365	0.355	0.400	
E	7.87	7.62	8.26	0.310	0.300	0.325	
E1	6.35	6.10	7.11	0.250	0.240	0.280	
е	2.54	-	-	0.100	-	-	
eA	7.62	-	-	0.300	-	-	
eB			10.92			0.430	
L	3.30	2.92	3.81	0.130	0.115	0.150	

-	




Figure 13. SO8 wide - 8 lead Plastic Small Outline, 200 mils body width, Package Outline

Note: Drawing is not to scale.

Symb.	mm			inches			
	Тур.	Min.	Max.	Тур.	Min.	Max.	
A			2.03			0.080	
A1		0.10	0.25		0.004	0.010	
A2			1.78			0.070	
В		0.35	0.45		0.014	0.018	
С	0.20	-	-	0.008	-	-	
D		5.15	5.35		0.203	0.211	
E		5.20	5.40		0.205	0.213	
е	1.27	-	-	0.050	-	-	
н		7.70	8.10		0.303	0.319	
L		0.50	0.80		0.020	0.031	
α		0°	10°		0°	10°	
N		8			8		
CP			0.10			0.004	

57

Table 13. SO8 wide - 8 lead Plastic Small Outline, 200 mils body width, Package Mechanical Data




Figure 14. LGA8 - 8 lead Land Grid Array, Package Outline

Note: Drawing is not to scale.

Table 14. LGA8 - 8 lead Land Grid Array,	Package Mechanical Data
--	-------------------------

Symb.	mm			inches			
Symb.	Тур.	Min.	Max.	Тур.	Min.	Max.	
A	1.040	0.940	1.140	0.0409	0.0370	0.0449	
A1	0.340	0.300	0.380	0.0134	0.0118	0.0150	
A2	0.700	0.640	0.760	0.0276	0.0252	0.0299	
D	8.000	7.900	8.100	0.3150	0.3110	0.3189	
D1	0.100	-	-	0.0039	-	-	
E	5.000	4.900	5.100	0.1969	0.1929	0.2008	
E1	1.270	-	-	0.0500	-	-	
E2	3.810	-	-	0.1500	-	-	
E3	0.390	-	-	0.0154	-	-	
k	0.100	-	-	0.0039	-	-	
T1	0.410	-	-	0.0161	-	-	
T2	0.670	-	-	0.0264	-	-	
Т3	0.970	-	-	0.0382	-	-	
ddd	0.100	_	_	0.0039	_	-	

PART NUMBERING

Table 15. Ordering Information Scheme

Example:	M24512	-	W MW 6 T P
Device Type			
M24 = I^2C serial access EEPROM			
Device Function			
512 = 512 Kbit (64K x 8)			
Operating Voltage			
$W = V_{CC} = 2.5 \text{ to } 5.5 \text{V}$			
Package			
BN = PDIP8			
MW = SO8 (200 mil width)			
LA ¹ = LGA8 (Land Grid Array)			
Device Grade			
6 = Industrial temperature range, -40 to 85 °C. Device tested with standard test flow			
Option			
blank = Standard Packing			
T = Tape and Reel Packing			
Plating Technology			

blank = Standard SnPb plating

 $\mathsf{P}=\mathsf{Lead}\text{-}\mathsf{Free}$ and RoHS compliant

G = Lead-Free, RoHS compliant, Sb_2O_3 -free and TBBA-free

Note: 1. LGA8 is Not for New Design. This is for a product that is still in production but not recommended for new designs.

For a list of available options (speed, package, etc.) or for further information on any aspect of this

device, please contact your nearest ST Sales Office.



REVISION HISTORY

Table 16. Document Revision History

Date	Rev.	Description of Revision
29-Jan-2001	1.1	Lead Soldering Temperature in the Absolute Maximum Ratings table amended Write Cycle Polling Flow Chart using ACK illustration updated LGA8 and SO8(wide) packages added References to PSDIP8 changed to PDIP8, and Package Mechanical data updated
10-Apr-2001	1.2	LGA8 Package Mechanical data and illustration updated SO16 package removed
16-Jul-2001	1.3	LGA8 Package given the designator "LA"
02-Oct-2001	1.4	LGA8 Package mechanical data updated
13-Dec-2001	1.5	Document becomes Preliminary Data Test conditions for ILI, ILO, ZL and ZH made more precise VIL and VIH values unified. tNS value changed
12-Jun-2001	1.6	Document promoted to Full Datasheet
22-Oct-2003	2.0	Table of contents, and Pb-free options added. Minor wording changes in Summary Description, Power-On Reset, Memory Addressing, Write Operations, Read Operations. V_{IL} (min) improved to -0.45V.
02-Sep-2004	3.0	LGA8 package is Not for New Design. 5V and -S supply ranges, and Device Grade 5 removed. Absolute Maximum Ratings for $V_{IO}(min)$ and $V_{CC}(min)$ changed. Soldering temperature information clarified for RoHS compliant devices. Device grade information clarified. AEC-Q100-002 compliance. V_{IL} specification unified for SDA, SCL and WC

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.

All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America www.st.com

