

### L8583D Line Card Access Switch

#### **Features**

- Small size/surface-mount packaging
- Monolithic IC reliability
- Low impulse noise
- Make-before-break, break-before-make operation
- Clean, bounce-free switching
- Low, matched on-resistance
- Built-in current limiting, thermal shutdown, and SLIC protection
- 5 V only operation, very low power consumption
- Battery monitor, all-off state upon loss of battery
- No EMI
- Latched logic level inputs, no driver circuitry
- Only one external protector required

### **Applications**

- Central office
- DLC
- PBX
- DAML
- HFC/FITL

### Description

The Agere Systems Inc. L8583D line card access switch is a monolithic solid-state device providing the equivalent switching functionality of three 2-form C switches. The L8583D is designed to provide power ringing access, line test access (test out), and SLIC test access (test in) to tip and ring in central office, digital loop carrier, private branch exchange, digitally added main line, and hybrid fiber coax/fiber-in-the-loop analog line card applications. An additional pair of solid-state contacts are also available to provide access for testing of the ringing generator.

The L8583D has eight states: the idle talk state (line break switches closed, all other switches open), the power ringing state (ringing access switches closed, all other switches open), loop access state (loop access switches closed, all switches open), SLIC test state (test in switches closed, all other switches open), simultaneous loop and SLIC access state (loop and test in switches closed, all others open), ringing generator test state (ring test switches closed, all others open), simultaneous test-out and ring-test state (ring and test out switches closed), and an all-off state. The L8583D is appropriate for central office, access, digital loop carrier, and other *Telcordia Technologies*™ TR-57 applications.

The L8583D offers break-before-make or makebefore-break switching, with simple logic-level input control. Because of the solid-state construction, voltage transients generated when switching into an inductive ringing lead during ring cadence or ring trip are minimized, possibly eliminating the need for external zero cross switching circuitry. State control is via logic level inputs, so no additional driver circuitry is required.

The line break switch is a linear switch that has exceptionally low on-resistance and an excellent on-resistance matching characteristic. The ringing access switch has a breakdown voltage rating >480 V which is sufficiently high, with proper protection, to prevent breakdown in the presence of a transient fault condition (i.e., passing the transient on to the ringing generator).

The L8583D provides an integrated diode bridge along with current limiting and thermal shutdown for protection of the device itself and the subsequent subscriber line integrated circuit (SLIC). For LCAS protection, power cross is reduced by the current-limiting and thermal shutdown circuits and lightning reduced by the current-limit circuit. Residue faults are shunted from the SLIC by the diode bridge.

### **Description** (continued)

To protect the L8583D from an overvoltage fault condition, use of a secondary protector is required. The secondary protector must limit the voltage seen at the tip/ring terminals to prevent the breakdown voltage of the switches from being exceeded. To minimize stress on the solid-state contacts, use of a foldback-type or crowbar-type secondary protector is recommended. Please contact your Agere account representative for a choice of recommended secondary protection device. With proper choice of secondary protection, a line card using the L8583D will meet all relevant ITU-T, LSSGR, FCC, or  $UL^{\textcircled{\tiny B}}$  protection requirements.


The L8583D operates off of a 5 V supply only. This gives the device extremely low idle and active power dissipation and allows use with virtually any range of battery voltage. This makes the L8583D especially appropriate for remote power applications such as DAML or FOC/FITL or other *Telcordia Technologies* GR 909 applications where power dissipation is particularly critical.

A battery voltage is also used by the L8583D, only as a reference for the integrated protection circuit. The L8583D will enter an all-off state upon loss of battery.

During power ringing, to turn on and maintain the on state, the ring access switch and ring test switch will draw a nominal 2 mA from the ring generator.

The L8583D device is packaged in a 20-pin plastic SOG (L8583DEY) and a 28-pin plastic SOG (L8583DAE). See Figure 1 for an illustration of the 20-pin package and Figure 2 for an illustration of the 28-pin package.

#### Pin Information



1670

Figure 1. 20-Pin Plastic SOG




Figure 2. 28-Pin Plastic SOG

# Pin Information (continued)

**Table 1. Pin Descriptions** 

20-Pin SOG	28-Pin SOG	Symbol*	Description
1	1	Fgnd	Fault ground.
2	5	TTESTin	Test (in) access on TIP.
3	6	Тват	Connect to TIP on SLIC side.
4	7	TLINE	Connect to TIP on line side.
5	8	Tringing	Connect to return ground for ringing generator.
6	10	TTESTout	Test (out) access on TIP.
7	2, 3, 4, 9, 11, 21, 25, 26, 27	NC	No connection.
8	12	Vdd	5 V supply.
9	13	Tsp	Temperature shutdown pin. Can be used as a logic level input or an output. See Table 16 and the Switching Behavior section of this data sheet for input pin description. As an output flag, this pin will read 5 V when the device is in its operational mode and 0 V in the thermal shutdown mode. To disable the thermal shutdown mechanism, tie this pin to 5 V (not recommended).
10	14	DGND	Digital ground.
11	15	<b>IN</b> TESTout <sup>U</sup>	Logic level switch input control.
12	16	<b>IN</b> RING <sup>U</sup>	Logic level switch input control.
13	17	<b>IN</b> TESTin <sup>d</sup>	Logic level switch input control.
14	18	LATCHd	Data input control, active-high, transparent low.
15	19	RTESTout	Test (out) access on RING.
16	20	Rringing	Connect to ringing generator.
17	22	RLINE	Connect to RING on line side.
18	23	Rват	Connect to RING on SLIC side.
19	24	RTESTin	Test (in) access on RING.
20	28	VBAT	Battery voltage. Used as a reference for protection circuit.

<sup>\*</sup> u = 75K typical pull-up resistor.d = 75K typical pull-down resistor.

### **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

**Table 2. Absolute Maximum Ratings** 

Parameter	Min	Max	Unit
Operating Temperature Range	-40	110	°C
Storage Temperature Range	-40	150	°C
Relative Humidity Range	5	95	%
Pin Soldering Temperature (t = 10 s max)	_	260	°C
5 V Power Supply	_	7	V
Battery Supply	_	-85	V
Logic Input Voltage	_	7	V
Input-to-output Isolation	_	330	V
Pole-to-pole Isolation	_	330	V

### **Handling Precautions**

Although electrostatic discharge (ESD) protection circuitry has been designed into this device, proper precautions must be taken to avoid exposure to ESD and electrical overstress (EOS) during all handling, assembly, and test operations. Agere employs both a human-body model (HBM) and a charged-device model (CDM) qualification requirement in order to determine ESD-susceptibility limits and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in each of the models, as defined by JEDEC's JESD22-A114 (HBM) and JESD22-C101 (CDM) standards.

Table 3. HBM ESD Threshold Voltage

Device	Rating
L8583D	1000 V

### **Electrical Characteristics**

 $T_A = -40 \, ^{\circ}\text{C}$  to +85  $^{\circ}\text{C}$ , unless otherwise specified.

Minimum and maximum values are testing requirements. Typical values are characteristics of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements.

**Table 4. Power Supply Specifications** 

Supply	Min	Тур	Max	Unit	Supply	Min	Тур	Max	Unit
Vdd	4.5	5	5.5	V	VBAT*	-19	_	-72	V

<sup>\*</sup> VBAT is used only as a reference for internal protection circuitry. If VBAT rises above -10 V, the device will enter an all-off state and remain in this state until the battery voltage drops below -15 V.

Table 5. Test In Switches, 1 and 2

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = $-320 \text{ V}$ to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to +260 V					
+85 °C	Vswitch (differential) = $-330$ V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to +270 V					
–40 °C	Vswitch (differential) = $-310$ V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to +250 V					
On-resistance:						
+25 °C	Iswitch (on) = $\pm 5$ mA, $\pm 10$ mA	$\Delta$ Von	_	49	_	Ω
+85 °C	Iswitch (on) = $\pm 5$ mA, $\pm 10$ mA	$\Delta$ Von	_	_	77	Ω
−40 °C	Iswitch (on) = $\pm 5$ mA, $\pm 10$ mA	$\Delta$ Von	_	37	_	Ω
Isolation:						
+25 °C	Vswitch (both poles) = $\pm 320$ V,	Iswitch	_	_	1	μΑ
	logic inputs = Gnd					
+85 °C	Vswitch (both poles) = $\pm 330$ V,	Iswitch	_	_	1	μΑ
	logic inputs = Gnd					
−40 °C	Vswitch (both poles) = $\pm 310$ V,	Iswitch	_	_	1	μΑ
	logic inputs = Gnd					
dV/dt Sensitivity*	_	_		200	_	V/µs

 $<sup>^{\</sup>star}$  Applied voltage is 100 Vp-p square wave at 100 Hz.

Table 6. Break Switches, 3 and 4

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = -320 V to Gnd	Iswitch		_	1	μΑ
	Vswitch (differential) = -60 V to +260 V					
+85 °C	Vswitch (differential) = -330 V to Gnd	Iswitch	_	_	1	μΑ
_	Vswitch (differential) = -60 V to +270 V					1
−40 °C	Vswitch (differential) = -310 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = -60 V to +250 V					
On-resistance:						1
+25 °C	TLINE = $\pm 10$ mA, $\pm 40$ mA, TBAT = $-2$ V	$\Delta$ Von	_	21.5	_	Ω
+85 °C	TLINE = $\pm 10 \text{ mA}, \pm 40 \text{ mA}, \text{TBAT} = -2 \text{ V}$	$\Delta$ Von		_	31	Ω
−40 °C	TLINE = $\pm 10$ mA, $\pm 40$ mA, TBAT = $-2$ V	Δ Von	_	16		Ω
On-resistance Match	Per on-resistance test	Magnitude	_	0.2	1.0	Ω
	condition of SW3, SW4	Ron SW3 – Ron				1
		SW4				
On-state Voltage*	Iswitch = Iыміт at 50 Hz/60 Hz	Von	_		220	V
dc Current Limit:						1
+85 °C	Vswitch (on) = $\pm 10 \text{ V}$	Iswitch	80	_	_	mA
–40 °C	Vswitch (on) = ±10 V	Iswitch	_		250	mA
Dynamic Current Limit	Break switches in on state; ringing	Iswitch	_	2.5	_	Α
$(t = < 0.5 \mu s)$	access switches off; apply ±1000 V at					1
	10/1000 µs pulse; appropriate second-					
	ary protection in place					
Isolation:						1
+25 °C	Vswitch (both poles) = ±320 V,	Iswitch		_	1	μΑ
	logic inputs = Gnd					1 .
+85 °C	Vswitch (both poles) = $\pm 330$ V,	Iswitch	_	_	1	μΑ
40.00	logic inputs = Gnd	1. 20.1				
−40 °C	Vswitch (both poles) = $\pm 310$ V,	Iswitch	_	_	1	μΑ
	logic inputs = Gnd					
dV/dt Sensitivity <sup>†</sup>	_	_	_	200	_	V/µs

<sup>\*</sup> This parameter is not tested in production. Choice of secondary protector should ensure this rating is not exceeded.

<sup>†</sup> Applied voltage is 100 Vp-p square wave at 100 Hz.

Table 7. Ring Test Return Switch, 5

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = −320 V to Gnd	Iswitch		_	1	μΑ
	Vswitch (differential) = -60 V to +260 V					
+85 °C	Vswitch (differential) = -330 V to Gnd	Iswitch		_	1	μΑ
	Vswitch (differential) = -60 V to +270 V					
−40 °C	Vswitch (differential) = -310 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to $+250 \text{ V}$					
On-resistance	Iswitch (on) = ±0 mA, ±10 mA	<b>∆</b> Von	_	55	110	Ω
Isolation:						
+25 °C	Vswitch (both poles) = ±320 V,	Iswitch		_	1	μΑ
	logic inputs = Gnd					
+85 °C	Vswitch (both poles) = ±330 V,	Iswitch		_	1	μΑ
	logic inputs = Gnd					
−40 °C	Vswitch (both poles) = ±310 V,	Iswitch		_	1	μΑ
	logic inputs = Gnd					
dV/dt Sensitivity*	_	_		200	_	V/µs

<sup>\*</sup> Applied voltage is 100 Vp-p square wave at 100 Hz.

Table 8. Ringing Test Switch, 6

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = -60 V to +190 V	Iswitch	l —	_	1	μΑ
	Vswitch (differential) = +60 V to −190 V					
+85 °C	Vswitch (differential) = -60 V to +200 V	Iswitch	l —	_	1	μΑ
	Vswitch (differential) = +60 V to −200 V					
–40 °C	Vswitch (differential) = -60 V to +180 V	Iswitch	_	_	1	μΑ
	Vswitch (differential) = +60 V to −180 V					
On-resistance	Iswitch (on) = $\pm 70$ mA, $\pm 80$ mA	$\Delta$ Von	_	_	20	Ω
On Voltage	Iswitch (on) = ±1 mA	_	_	_	1.5	V
Steady-state Current*	_	_	_	_	100	mΑ
Release Current	_	_	_	500	_	μΑ
Isolation:						
+25 °C	Vswitch (both poles) = $\pm 320$ V,	Iswitch	_	_	1	μΑ
	logic inputs = Gnd					
+85 °C	Vswitch (both poles) = $\pm 330$ V,	Iswitch	_	_	1	μΑ
	logic inputs = Gnd					
–40 °C	Vswitch (both poles) = $\pm 310$ V,	Iswitch	—	_	1	μΑ
	logic inputs = Gnd					
dV/dt Sensitivity <sup>†</sup>	_	_	_	200		V/µs

<sup>\*</sup> Choice of secondary protector and series current-limit resistor should ensure these ratings are not exceeded.

<sup>†</sup> Applied voltage is 100 Vp-p square wave at 100 Hz.

Table 9. Ring Return Switch, 7

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = -320 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to $+260 \text{ V}$					
+85 °C	Vswitch (differential) = -330 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to $+270 \text{ V}$					
−40 °C	Vswitch (differential) = -310 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to $+250 \text{ V}$					
dc Current Limit	Vswitch (on) = ±10 V	Iswitch	_	200	_	mA
Dynamic Current Limit	Break and loop switches in off state; ring return	Iswitch	_	2.5	_	Α
$(t = < 0.5 \mu s)$	switch on; apply ±1000 V at 10/1000 µs pulse;					
	appropriate secondary protection in place					
On-resistance	Iswitch (on) = ±0 mA, ±10 mA	Δ Von	_	_	110	Ω
On-state Voltage*	Iswitch = Iыміт at 50 Hz/60 Hz	Von	_	_	130	V
Isolation:						
+25 °C	Vswitch (both poles) = ±320 V, logic inputs = Gnd	Iswitch	_	_	1	μΑ
+85 °C	Vswitch (both poles) = ±330 V, logic inputs = Gnd	Iswitch	_	_	1	μΑ
−40 °C	Vswitch (both poles) = ±310 V, logic inputs = Gnd	Iswitch	—	_	1	μΑ
dV/dt Sensitivity <sup>†</sup>	_	_	_	200	_	V/µs

<sup>\*</sup> This parameter is not tested in production. Choice of secondary protector should ensure this rating is not exceeded.

Table 10. Ringing Access Switch, 8

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = -255 V to +210 V	Iswitch	_	_	1	μΑ
	Vswitch (differential) = +255 V to −210 V					
+85 °C	Vswitch (differential) = −270 V to +210 V	Iswitch	_	_	1	μΑ
	Vswitch (differential) = +270 V to −210 V					
−40 °C	Vswitch (differential) = −245 V to +210 V	Iswitch	_	_	1	μΑ
	Vswitch (differential) = +245 V to -210 V					
On Voltage	Iswitch (on) = ±1 mA	_	_		3	V
Ring Generator Current	Vcc = 5 V	IRING-	_	2	_	mA
During Ring	INRING = 1	SOURCE				
	INTESTIN = 0					
	INTESTout = 0					
Steady-state Current*	_	_		_	150	mA
Surge Current*	_	_	_	_	2	Α
Release Current	_	_	_	500	_	μA
On-resistance	Iswitch (on) = ±70 mA, ±80 mA	Δ Von	_		12	Ω
Isolation:						
+25 °C	Vswitch (both poles) = ±320 V, logic inputs = Gnd	Iswitch	_	_	1	μΑ
+85 °C	Vswitch (both poles) = ±330 V, logic inputs = Gnd		_	_	1	μΑ
−40 °C	Vswitch (both poles) = ±310 V, logic inputs = Gnd	Iswitch	_	_	1	μΑ
dV/dt Sensitivity†	_	_	_	200	_	V/µs

<sup>\*</sup> Choice of secondary protector and series current-limit resistor should ensure these ratings are not exceeded.

<sup>†</sup> Applied voltage is 100 Vp-p square wave at 100 Hz.

<sup>†</sup> Applied voltage is 100 Vp-p square wave at 100 Hz.

Table 11. Loop Access Switches, 9 and 10

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Off-state Leakage Current:						
+25 °C	Vswitch (differential) = -320 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = $-60 \text{ V}$ to $+260 \text{ V}$					
+85 °C	Vswitch (differential) = -330 V to Gnd	Iswitch	_	_	1	μA
	Vswitch (differential) = $-60 \text{ V}$ to +270 V					
−40 °C	Vswitch (differential) = −310 V to Gnd	Iswitch	_	_	1	μΑ
	Vswitch (differential) = -60 V to +250 V					
On-resistance:						
+25 °C	Iswitch (on) = $\pm 5$ mA, $\pm 10$ mA	<b>∆</b> Von	_	49	_	Ω
+85 °C	Iswitch (on) = $\pm 5$ mA, $\pm 10$ mA	<b>∆</b> Von	_	_	77	Ω
−40 °C	Iswitch (on) = $\pm 5$ mA, $\pm 10$ mA	<b>∆</b> Von	_	37	_	Ω
On-state Voltage*	Iswitch = Iыміт at 50 Hz/60 Hz	Von	_	_	130	V
dc Current Limit:						
+85 °C	Vswitch (on) = ±10 V	Iswitch	80	_	_	mΑ
−40 °C	Vswitch (on) = ±10 V	Iswitch	_	_	250	mΑ
Dynamic Current Limit	Break switches in on state; ringing access	Iswitch		2.5	_	Α
$(t = < 0.5 \mu s)$	switches off; apply ±1000 V at 10/1000 µs pulse;					
	appropriate secondary protection in place					
Isolation:						
+25 °C	Vswitch (both poles) = ±320 V, logic inputs = Gnd	Iswitch	_	_	1	μΑ
+85 °C	Vswitch (both poles) = $\pm 330$ V, logic inputs = Gnd	Iswitch	_	_	1	μA
−40 °C	Vswitch (both poles) = $\pm 310$ V, logic inputs = Gnd	Iswitch	_	_	1	μA
dV/dt Sensitivity <sup>†</sup>				200	_	V/µs

<sup>\*</sup> This parameter is not tested in production. Choice of secondary protector should ensure this rating is not exceeded.

<sup>†</sup> Applied voltage is 100 Vp-p square wave at 100 Hz.

**Table 12. Additional Electrical Characteristics** 

Parameter	Test Condition	Measure	Min	Тур	Max	Unit
Digital Input Characteristics:						
Input Low Voltage	_	_	_	_	1.5	V
Input High Voltage	_	_	3.5	_		V
Input Leakage Current (high)	VDD = 5.5 V, VBAT = -75 V, Vlogicin = 5 V	llogicin	_	_	500	μΑ
Input Leakage Current (low)	$V_{DD} = 5.5 \text{ V}, V_{BAT} = -75 \text{ V},$ $V_{Ogicin} = 0 \text{ V}$	llogicin	_		500	μΑ
Power Requirements:						
Power Dissipation	VDD = 5 V, VBAT = -48 V, idle/talk state all-off state, ringing state or access state	IDD, IBAT IDD, IBAT IDD, IBAT	_ _ _	4.5 3.8 4.4	7 6 11	mW mW mW
VDD Current	VDD = 5 V, idle/talk state all-off state, ringing state	loo loo loo		0.860 0.760 0.850	1.3 1.1 2.1	mA mA mA
VBAT Current	VBAT = -48 V, idle/talk state all-off state, ringing state or access state	Іват Іват Іват		4 4 4	10 10 10	μΑ μΑ μΑ
Digital Input Characteristics: Input Low Voltage	_	_	_	_	1.5	V
Input High Voltage	_		3.5	_		V
Input Leakage Current (high) INтеsтоит, INRING	VDD = 5.5 V, VBAT = -58 V, Vlogicin = 5 V	llogicin	_	0.5	_	μΑ
Input Leakage Current (low) INтеsтоит, INRING	$V_{DD} = 5.5 \text{ V}, V_{BAT} = -58 \text{ V},$ $V_{Ogicin} = 0 \text{ V}$	llogicin	_	100		μΑ
Input Leakage Current (high) INTESTIN, LATCH	$V_{DD} = 5.5 \text{ V}, V_{BAT} = -58 \text{ V},$ $V_{Ogicin} = 5 \text{ V}$	llogicin	_	100	_	μΑ
Input Leakage Current (low) INTESTIN, LATCH	VDD = 5.5 V, VBAT = -58 V, Vlogicin = 0 V	llogicin		0.5		μΑ
Temperature Shutdown Requirements*: Shutdown Activation Temperature	_	_	110	125	150	°C
Shutdown Circuit Hysteresis	<del>-</del>	_	10	_	25	°C

<sup>\*</sup> Temperature shutdown flag (TsD) will be high during normal operation and low during temperature shutdown state.

#### **Zero Cross Current Turn Off**

The ring access switch (SW8) is designed to turn off on the next zero current crossing after application of the appropriate logic input control. This switch requires a current zero cross to turn off. Switch 8, once on, will remain in the on state (regardless of logic input) until a current zero cross. Therefore, to ensure proper operation of switch 8, this switch should be connected, via proper impedance, to the ringing generator or some other ac source. Do not attempt to switch pure dc with switch 8. The ringing test access switch, SW6, also has similar characteristics to switch 8 and should also only be used to switch signals with zero current crossings. For a detailed explanation of the operation of switches 6 and 8, please refer to the *An Introduction to L758X Series of Line Card Access Switches* Application Note.

### **Switching Behavior**

When switching from the power ringing state to the idle/talk state, via simple logic level input control, the L8583D is able to provide control with respect to the timing when the ringing access contacts are released relative to the state of the line break contacts.

Make-before-break operation occurs when the line break switch contacts are closed (or made) before the ringing access switch contact is opened (or broken). Break-before-make operation occurs when the ringing access contact is opened before the line break switch contacts are closed.

Using the logic level input pins RING, TESTin, and TESTout, either make-before-break or break-before-make operation of the L8583D is easily achieved. The logic sequences for either mode of operation are given in Table 13 and Table 14. See the Truth Table (Table 16) for an explanation of logic states.

When using an L8583D in the make-before-break mode, during the ring-to-idle transition, for a period of up to one-half cycle at the ringing frequency, the ring break switch and the pnpn-type ring access switch can both be in the on state. This is the maximum time after the logic signal at INRING has transitioned that the ring access switch is waiting for the next zero current cross, so it can close. During this interval, current that is limited to the dc break switch current-limit value will be sourced from the ring node of the SLIC.

Table 13. Make-Before-Break Operation—Part I

RING	TESTin	TESTout	T <sub>SD</sub>	State	Timing	Break Switches 3 and 4		Ring Access Switch 8	All Other Access Switches
5 V	0 V	V 0	Float	Power Ringing	_	Open	Closed	Closed	Open
0 V	0 V	0 V	Float	Make- before- break	SW8 waiting for next zero current crossing to turn off maximum time—one-half of ringing. In this transition state, current that is limited to the dc break switch current-limit value will be sourced from the ring node of the SLIC.	Closed	Open	Closed	Open
0 V	0 V	0 V	Float	ldle/Talk	Zero cross current has occurred.	Closed	Open	Open	Open

### Switching Behavior (continued)

Table 14. Break-Before-Make Operation—Part II

INPUT	TESTin	TESTout	TsD	State	Timing	Break Switches	Ring Return	Ring Access	All Other Switches
						3 and 4		Switch 8	
5 V	0 V	0 V	Float	Power Ringing	_	Open	Closed	Closed	Open
5 V	0 V	5 V	Float		Hold this state for ≤25 ms. SW8 waiting for zero current to turn off.	Open	Open	Closed	Open
5 V	0 V	5 V	Float	_	Zero current has occurred and SW8 has opened.	Open	Open	Open	Open
0 V	0 V	0 V	Float	Idle/Talk	Release break switches.	Closed	Open	Open	Open

#### Notes

Break-before-make operation can be achieved using TSD as an input. In lines two and three of Table 14, instead of using the logic input pins to force the all-off state, force TSD to ground. This will override the logic inputs and also force the all-off state. Hold this state for 25 ms. During this 25 ms all-off state, toggle the inputs from 100 (ringing state) to 000 (idle/talk state). After 25 ms, release TSD to return switch control to the input pins which will set the idle talk state.

When using the L8583D in this mode, forcing TsD to ground will override the INPUT pins and force an all-off state. Setting TsD to 5 V will allow switch control via the logic INPUT pins. However, setting TsD to 5 V will also disable the thermal shutdown mechanism. This is not recommended. Therefore, to allow switch control via the logic INPUT pins, allow TsD to float.

Thus, when using TSD as an input, the two recommended states are 0 (overrides logic input pins and forces all-off state) and float (allows switch control via logic input pins and thermal shutdown mechanism is active). This may require use of an open-collector buffer.

Also note that TSD operation in L8583D is different than TSD operation of the L7581, where application of 5 V does not disable the thermal shutdown mechanism.

### Power Supplies

Both the 5 V and battery supply are brought onto the L8583D. The L8583D requires only the 5 V supply for switch operation; that is, state control is powered exclusively off of the 5 V supply. Because of this, the L8583D offers extremely low power dissipation, both in the idle and active states.

The battery voltage is not used for switch state control and is only used by the battery monitor circuit.

### **Loss of Battery Voltage**

As an additional protection feature, the L8583D monitors the battery voltage. Upon loss of battery voltage, the L8583D will automatically enter an all-off state and remain in that state until the battery voltage is restored. The L8583D is designed such that the device will enter the all-off state if the battery rises above –10 V and will remain off until the battery drops below –15 V.

Monitoring the battery for the automatic shutdown feature will draw a small current from the battery, typically 4 µA. This will add slightly to the overall power dissipation of the device.

### Impulse Noise

Using the L8583D will minimize and possibly eliminate the contribution to the overall system impulse noise that is associated with ringing access switches. Because of this characteristic of the L8583D, it may not be necessary to incorporate a zero cross switching scheme. This ultimately depends upon the characteristics of the individual system and is best evaluated at the board level.

#### **Protection**

### **Integrated SLIC Protection**

#### **Diode Bridge**

In the L8583D, protection to the SLIC device or other subsequent circuitry is provided by a combination of current-limited break switches, a diode bridge clamping circuit, and a thermal shutdown mechanism.

During a positive lightning event, fault current is reduced by the dynamic current-limit circuit and directed to ground via the diode bridge. Voltage is clamped to a diode drop above ground. Negative lightning is again reduced by the dynamic current limit and directed to battery via the diode bridge.

For power cross and power induction faults, the positive cycle of the fault is clamped a diode drop above ground and fault currents steered to ground and the negative cycle of the power cross is steered to battery. Fault currents are limited by the current-limit circuit.

#### **Current Limiting**

During a lightning event, the current that is passed through the break switches and presented to the integrated protection circuit and subsequent circuitry is limited by the dynamic current-limit response of the break switches (assuming idle/talk state). When the voltage seen at the TLINE/RLINE nodes is properly clamped by an external secondary protector, upon application of a 1000 V, 10 x 1000 pulse (LSSGR lightning), the current seen at the TBAT/RBAT nodes will typically be a pulse of magnitude 2.5 A and duration less than 0.5 µs.

During a power-cross event, the current that is passed through the break switches and presented to the integrated protection circuit and subsequent circuitry is limited by the dc current-limit response of the break switches (assuming idle/talk state). The dc current limit is specified over temperature between 80 mA and 250 mA. Note that the current-limit circuitry has a negative temperature coefficient. Thus, if the device is subjected to an extended power cross, the value of current seen at Tbat/Rbat will decrease as the device heats due to the fault current. If sufficient heating occurs, the temperature shutdown mechanism will activate and the device will enter an all-off mode.

### **Temperature Shutdown Mechanism**

When the device temperature reaches a minimum of 110 °C, the thermal shutdown mechanism will activate and force the device into an all-off state, regardless of the logic input pins. Pin Tsp, when used as an output, will read 0 V when the device is in the thermal shutdown mode and +Vpp during normal operation.

During a lightning event, due to the relatively short duration, the thermal shutdown will not typically activate.

During an extended power cross, the device temperature will rise and cause the device to enter the thermal shutdown mode. This forces an all-off mode, and the current seen at TBAT/RBAT drops to zero. Once in the thermal shutdown mode, the device will cool and exit the thermal shutdown mode, thus re-entering the state it was in prior to thermal shutdown. Current, limited to the dc current-limit value, will again begin to flow and device heating will begin again. This cycle of entering and exiting thermal shutdown will last as long as the power-cross fault is present. The frequency of entering and exiting thermal shutdown will depend on the magnitude of the power cross. If the magnitude of the power cross is great enough, the external secondary protector may trigger shunting all current to ground.

In the L8583D, the thermal shutdown mechanism can be disabled by forcing the Tsp pin to +Vpp. This functionality is different from the L7581, whose thermal shutdown mechanism cannot be disabled.

Electrical specifications relating to the integrated overvoltage clamping circuit are outlined in Table 15.

### Protection (continued)

### Integrated SLIC Protection (continued)

### **External Secondary Protector**

With the above integrated protection features, only one overvoltage secondary protection device on the loop side of the L8583D is required. The purpose of this device is to limit fault voltages seen by the L8583D so as not to exceed the breakdown voltage or input-output isolation rating of the device. To minimize stress on the L8583D, use of a foldback-type or crowbar-type device is recommended. A detailed explanation and design equations on the choice of the external secondary protection device are given in the *An Introduction to L758X Series of Line Card Access Switches* Application Note. Basic design equations governing the choice of external secondary protector are given below:

- |VBATmax| + |Vbreakovermax| < |Vbreakdownmin(break)|.
- |Vringingpeakmax| + |VBATmax| + |Vbreakovermax| < |Vbreakdownmin(ring)|.


- |Vringingpeakmax| + |VBATmax| < |Vbreakovermin|. where:
- VBATmax—Maximum magnitude of battery voltage.
- Vbreakovermax—Maximum magnitude breakover voltage of external secondary protector.
- Vbreakovermin—Minimum magnitude breakover voltage of external secondary protector.
- Vbreakdownmin(break)—Minimum magnitude breakdown voltage of L8583D break switch.
- Vbreakdownmin(ring)—Minimum magnitude breakdown voltage of L8583D ring access switch.
- Vringingpeakmax—Maximum magnitude peak voltage of ringing signal.

Series current-limiting fused resistors or PTCs should be chosen so as not to exceed the current rating of the external secondary protector. Refer to the manufacturer's data sheet for requirements.

**Table 15. Electrical Specifications, Protection Circuitry** 

Parameters Related to Diodes (in Diode Bridge)									
Parameter Test Condition Measure Min Typ Max									
Voltage Drop at Continuous Current (50 Hz/60 Hz)	Apply ±dc current limit of break switches	Forward Voltage	_	_	3.5	V			
Voltage Drop at Surge Current	Apply ±dynamic current limit of break switches	Forward Voltage	_	5	_	V			

# **Typical Performance Characteristics**






Figure 5. Switches 6, 8

**Figure 3. Protection Circuit Version** 




Figure 4. Switches 1-5, 7, 9, 10

### **Application**




Figure 6. Typical LCAS Application, Idle, or Talk State Shown

### **Application** (continued)

Table 16. Truth Table for L8583D

<b>IN</b> RING	<b>IN</b> TESTin	<b>IN</b> TESTout	T <sub>SD</sub>	TESTin	Break	Ring Test	Ring	<b>TESTout</b>
				Switches	Switches	Switches	Switches	Switches
0 V	0 V	0 V	5 V/Float <sup>1</sup>	Off	On	Off	Off	Off <sup>3</sup>
0 V	0 V	5 V	5 V/Float <sup>1</sup>	Off	Off	Off	Off	On <sup>4</sup>
0 V	5 V	0 V	5 V/Float <sup>1</sup>	On	Off	Off	Off	Off <sup>5</sup>
5 V	0 V	0 V	5 V/Float <sup>1</sup>	Off	Off	Off	On	Off <sup>6</sup>
5 V	5 V	0 V	5 V/Float <sup>1</sup>	Off	Off	On	Off	Off <sup>7</sup>
0 V	5 V	5 V	5 V/Float <sup>1</sup>	On	Off	Off	Off	On <sup>8</sup>
5 V	0 V	5 V	5 V/Float <sup>1</sup>	Off	Off	Off	Off	Off <sup>9,10</sup>
5 V	5 V	5 V	5 V/Float <sup>1</sup>	Off	Off	On	Off	On <sup>11</sup>
Don't Care	Don't Care	Don't Care	0 V <sup>2</sup>	Off	Off	Off	Off	Off <sup>9</sup>

- 1. If TSD = 5 V, the thermal shutdown mechanism is disabled. If TSD is floating, the thermal shutdown mechanism is active.
- 2. Forcing TSD to ground overrides the logic input pins and forces an all-off state.
- 3. Idle/talk state.
- 4. TESTout state.
- 5. TESTin state.
- 6. Power ringing state.
- 7. Ringing generator test state.
- 8. Simultaneous TESTout and TESTin state.
- 9. All-off state.
- 10. Device will power up in this state.
- 11. Simultaneous TESTout—ring test state.

A parallel in/parallel out data latch is integrated into the L8583D. Operation of the data latch is controlled by the logic-level input pin LATCH. The data input to the latch is the INPUT pin of the L8583D and the output of the data latch is an internal node used for state control.

When the LATCH control pin is at logic 0, the data latch is transparent and data control signals flow directly from INPUT, through the data latch to state control. Any changes in INPUT will be reflected in the state of the switches.

When the LATCH control pin is at logic 1, the data latch is active; the L8583D will no longer react to changes at the INPUT control pin. The state of the switches is now latched; that is, the state of the switches will remain as they were when the LATCH input transitioned from logic 0 to logic 1. The switches will not respond to changes in INPUT as long as LATCH is held high.

Note that the TsD input is not tied to the data latch. TsD is not affected by the LATCH input. TsD input will override state control via INPUT and LATCH.


The input logic pins INRING and INTESTOUT have internal pull-up resistors. Input logic pins INTESTIN and LATCH have internal pull-down resistors. Thus, the device will power up into the disconnect state.

### **Outline Diagrams**

### 20-Pin SOG

Dimensions are in millimeters.

**Note:** The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Agere Sales Representative.



5-4414 (F)


Package Description	Number of Pins (N)	Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W)	Maximum Height Above Board (H)
SOG (Small Outline Gull-Wing)	20	13.00	7.62	10.64	2.67

### Outline Diagrams (continued)

### 28-Pin SOG

Dimensions are in millimeters.

**Note:** The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Agere Sales Representative.



5-4414 (F)

Package Description	Number of Pins (N)	Maximum Length (L)	Maximum Width Without Leads (B)	Maximum Width Including Leads (W)	Maximum Height Above Board (H)
SOG (Small Outline Gull-Wing)	28	18.11	7.62	10.64	2.67

### **Ordering Information**

Device Part Number	Description	Package	Comcode
LULC8583DEY-D	Line Card Access Switch	20-Pin SOG,	109058099
		Dry-bagged	
LULC8583DEY-DT	Line Card Access Switch	20-Pin SOG,	109058115
		Dry-bagged,	
		Tape and reel*	
AGRL8583DAJ-D	Line Card Access Switch	28-Pin SOG,	700024229
		Dry-bagged	
AGRL8583DAJ-DT	Line Card Access Switch	28-Pin SOG,	700024230
		Dry-bagged,	
		Tape and reel*	

<sup>\*</sup> Devices on tape and reel must be ordered in 1000-piece increments.

Telcordia Technologies is a trademark of Telcordia Technologies, Inc. UL is a registered trademark of Underwriters Laboratories, Inc.

For additional information, contact your Agere Systems Account Manager or the following: INTERNET: http://www.agere.com

docmaster@agere.com E-MAIL:

Agere Systems Inc., 555 Union Boulevard, Room 30L-15P-BA, Allentown, PA 18109-3286 N. AMERICA:

1-800-372-2447, FAX 610-712-4106 (In CANADA: 1-800-553-2448, FAX 610-712-4106)

ASIA: Agere Systems Hong Kong Ltd., Suites 3201 & 3210-12, 32/F, Tower 2, The Gateway, Harbour City, Kowloon

Tel. (852) 3129-2000, FAX (852) 3129-2020 CHINA: (86) 21-5047-1212 (Shanghai), (86) 10-6522-5566 (Beijing), (86) 755-25881122 (Shenzhen)

JAPAN: (81) 3-5421-1600 (Tokyo), KOREA: (82) 2-767-1850 (Seoul), SINGAPORE: (65) 6778-8833, TAIWAN: (886) 2-2725-5858 (Taipei) Tel. (44) 7000 624624, FAX (44) 1344 488 045

EUROPE:

Agere Systems Inc. reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. Agere, Agere Systems, and the Agere logo are trademarks of Agere Systems Inc.

