



# Am79512/4


## Subscriber Line Interface Circuit

Advanced  
Micro  
Devices

### DISTINCTIVE CHARACTERISTICS


- Programmable constant current feed
- Programmable loop detect threshold
- On-chip switching regulator for low power dissipation
- Polarity reversal feature
- Optimized for -60 V battery
- Line feed characteristics independent of battery variations
- Two-wire impedance set by single external impedance
- Tip open state for ground start lines
- Ring and test relay drivers
- On-hook transmission

### BLOCK DIAGRAM



**ORDERING INFORMATION**
**Standard Products**

AMD® standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below.



Valid Combinations	
AM7951X	-1DC, -1JC, -1PC
	-2DC, -2JC, -2PC

**Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.


**Note:**

\* Specifications in this data sheet are guaranteed by testing from 0°C to +70°C. Performance from -40°C to +85°C is guaranteed by characterization and periodic sampling of production units.


CONNECTION DIAGRAMS

Top View

Am79512



Am79514



Notes:

1. Pin 1 is marked for orientation.
2. TP is a thermal conduction pin tied to substrate.

**PIN DESCRIPTION****AGND****Ground (Am79514)**

Analog ground.

**DGND****Ground (Am79514)**

Digital ground.

**AGND/DGND****Ground (Am79512)**

Analog and Digital ground are connected internally to a single pin.

**A(TIP)****(Output)**

Output of A(TIP) power amplifier.

**BGND****(Ground)**

Battery (power) ground.

**B(RING)****(Output)**

Output of B(RING) power amplifier.

**C3–C1****Decoder (Inputs)**

TTL compatible. C3 is MSB and C1 is LSB.

**C4****Test Relay Driver Command (Input)**

TTL compatible. A logic High enables the driver.

**E0****Read Enable (Input)**A logic High enables  $\overline{\text{DET}}$ . A logic Low disables  $\overline{\text{DET}}$ .**E1****Ground Key Enable (Input)**E1 = High connects the ground-key detector to  $\overline{\text{DET}}$ , and E1 = Low connects the off-hook or ring trip detector to  $\overline{\text{DET}}$ .**CHCLK****Chopper Clock (Input)**Input to switching regulator (TTL compatible)  
Frequency = 256 kHz (Nominal).**CHS****Chopper Stabilization (Input)**

Connection for external stabilization components.

**DA****Ring Trip Negative (Input)**

Negative input to ring trip comparator.

**DB****Ring Trip Positive (Input)**

Positive input to ring trip comparator.

**DET****Detector (Output)**

When enabled, a logic Low indicates that the selected detector is tripped. The detector is selected by the logic inputs (C3–C1, E1). The output is open-collector with a built-in 15K pull-up resistor.

**HPA**

A(TIP) side of high-pass filter capacitor.

**HPB**

B(RING) side of high-pass filter capacitor.

**L****Switching Regulator Power Transistor (Output)**

Connection point for filter inductor and anode of catch diode. This pin will have up to 60 volts of pulse waveform on it and must be isolated from sensitive circuits. Extreme care must be taken to keep the diode connections short because of the high currents and high di/dt.

**Q<sub>BAT</sub>****Quiet Battery**Filtered battery supply for the signal processing circuits. An external 100  $\Omega$ , 1/8 W resistor must be connected between Q<sub>BAT</sub> and V<sub>BAT</sub> pins.**RD****Detect Resistor Pin**

Threshold modification and filter point for the off-hook detector.

**RDC****DC Feed Resistor Pin**Connection point for the DC feed current programming network. The other end of the network connects to the receiver summing node (RSN). The sign of V<sub>RDC</sub> is minus for normal polarity and plus for reverse polarity.**RINGOUT****Ring Relay Driver (Output)**Sourcing from BGND with internal diode to Q<sub>BAT</sub>.

**RSN****Receive Summing Node (Input)**

The metallic current (both AC and DC) between A(TIP) and B(RING) is equal to 1000 times the current into this pin. The networks that program receive gain, two-wire impedance, and feed current all connect to this node. This node is extremely sensitive. Care should be taken to route the 256-kHz chopper clock and switch lines away from the RSN node.

**TESTOUT****Test Relay Driver (Output)**

Sourcing from BGND with internal diode to  $Q_{BAT}$ .

 **$V_{BAT}$** 

Battery supply.

 **$V_{CC}$** 

+5-V power supply.

 **$V_{EE}$** 

-5-V power supply.

 **$V_{REG}$** **Regulated Voltage (Input)**

Provides negative power supply for power amplifiers, connection point for inductor, filter capacitor, and chopper stabilization.

 **$V_{TX}$** **Transmit Audio (Output)**

This output is a unity gain version of the A(TIP) and B(RING) metallic voltage. The other end of the two-wire input impedance programming network connects here.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	−55°C to +150°C
V <sub>CC</sub> with respect to AGND/DGND	−0.4 V to +7.0 V
V <sub>EE</sub> with respect to AGND/DGND	+0.4 V to −7.0 V
V <sub>BAT</sub> with respect to AGND/DGND	+0.4 V to −70 V
<b>Note:</b> Rise time of V <sub>BAT</sub> (dv/dt) must be limited to 27 V/μs or less when Q <sub>BAT</sub> bypass = 0.33 μF.	
BGND with respect to AGND/DGND	+1.0 V to −3.0 V
A(TIP) or B(RING) to BGND:	
Continuous	−70 V to +1.0 V
10 ms (F = 0.1 Hz)	−70 V to +5.0 V
1 μs (F = 0.1 Hz)	−90 V to +10 V
250 ns (F = 0.1 Hz)	−120 V to +15 V
Current from A(TIP) or B(RING)	±150 mA
Voltage on RINGOUT	BGND to 70 V above Q <sub>BAT</sub>
Voltage on TESTOUT	BGND to 70 V above Q <sub>BAT</sub>
Current through relay drivers	60 mA
Voltage on ring trip inputs DA and DB	V <sub>BAT</sub> to 0 V
Current into ring trip inputs	±10 mA
Peak current into regulator switch (L pin)	150 mA
Switcher transient peak off voltage on L pin	+1.0 V
C4–C1, E1, CHCLK, to AGND/DGND	−0.4 V to V <sub>CC</sub> + 0.4 V
Maximum power dissipation, (see note)	T <sub>A</sub> = 70°C
In 28-pin ceramic DIP package	2.58 W
In 28-pin plastic DIP package	1.4 W
In 32-pin PLCC package	1.74 W

**Note:** Thermal limiting circuitry on chip will shut down the circuit at a junction temperature of about 165°C. The device should never be exposed to this temperature. Operation above 145°C junction temperature may degrade device reliability. See SLIC Packaging Considerations section for more information.

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

**OPERATING RANGES**
**Commercial (C) Devices**

Ambient Temperature	0°C to +70°C*
V <sub>CC</sub>	4.75 V to 5.25 V
V <sub>EE</sub>	−4.75 V to −5.25 V
V <sub>BAT</sub>	−40 V to −63 V
AGND/DGND	0 V
BGND with respect to AGND/DGND	−100 mV to +100 mV
Load resistance on V <sub>TX</sub> to ground	10 kΩ Min

*Operating Ranges define those limits between which the functionality of the device is guaranteed.*

\* Specifications in this data sheet are guaranteed by testing from 0°C to +70°C. Performance from −40°C to +85°C is guaranteed by characterization and periodic sampling of production units.

## ELECTRICAL CHARACTERISTICS (See Note 1)

Description	Test Conditions	P.G.*	Final			Unit	Note
			Min	Typ	Max		
Analog ( $V_{TX}$ ) output impedance				3	20	$\Omega$	
Analog ( $V_{TX}$ ) output offset	0°C to +70°C -40°C to +85°C		-35 -40		+35 +40	mV mV	5
Analog (RSN) input impedance	300 Hz to 3.4 kHz			1	20	$\Omega$	
Longitudinal impedance at A or B					35	$\Omega$	
Overload level $Z_{2WIN} = 600 \Omega$ to $900 \Omega$	4-wire 2-wire		-3.1 -3.1		+3.1 +3.1	Vpk	2
<b>Transmission Performance, 2-Wire Impedance</b>							
2-wire return loss (See Test Circuit D)	300 Hz to 500 Hz 500 Hz to 2500 Hz 2500 Hz to 3400 Hz		26 26 20			dB	5
<b>Longitudinal Balance (2-Wire and 4-Wire, See Test Circuit C)</b>							
Longitudinal to metallic L-T, L-L	200 Hz to 1 kHz normal polarity 0°C to +70°C normal polarity -40°C to +85°C reverse polarity	-1	50			dB	4
		-2	63				
		-2	58				
		-2	58				
	1 kHz to 3.4 kHz normal polarity 0°C to +70°C normal polarity -40°C to +85°C reverse polarity	-1	52			dB	
		-2	58				
		-2	54				
		-2	54				
Longitudinal sum (L-T) + (T-L)	300 to 3400 Hz		95			dB	
Longitudinal signal generation 4-L or T-L	300 to 800 Hz		40			dB	
	800 to 3400 Hz		35				
Longitudinal current capability per wire	Active state				17	mArms	
	OHT state				8		
<b>Insertion Loss (2-Wire to 4-Wire and 4-Wire to 2-Wire, See Test Circuits A and B)</b>							
Gain accuracy	0 dBm, 1 kHz, 0°C to +70°C		-0.15		+0.15	dB	5
	0 dBm, 1 kHz, -40°C to +85°C		-0.20		+0.20	dB	
	0 dBm, 1 kHz, 0°C to +70°C	-1	-0.1		+0.1	dB	
	0 dBm, 1 kHz, -40°C to +85°C	-1	-0.15		+0.15	dB	
Variation with frequency	300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C -40°C to +85°C		-0.1		+0.1	dB	5
			-0.15		+0.15	dB	
Gain tracking	+7 dBm to -55 dBm 0°C to +70°C -40°C to +85°C		-0.1		+0.1	dB	
			-0.15		+0.15	dB	

**Note:**

\* P.G. = Performance Grade

**ELECTRICAL CHARACTERISTICS (continued)**

Description	Test Conditions	P.G.*	Final			Unit	Note	
			Min	Typ	Max			
<b>Balance Return Signal (4-Wire to 4-Wire, See Test Circuit B)</b>								
Gain accuracy	0 dBm, 1 kHz, 0°C to +70°C		-0.15		+0.15	dB	5	
	0 dBm, 1 kHz, -40°C to +85°C	-1	-0.20		+0.20	dB		
	0 dBm, 1 kHz, 0°C to +70°C		-0.1		+0.1	dB	5	
	0 dBm, 1 kHz, -40°C to +85°C	-1	-0.15		+0.15	dB		
Variation with frequency	300 Hz to 3400 Hz Relative to 1 kHz 0°C to +70°C -40°C to +85°C		-0.1 -0.15		+0.1 +0.15	dB dB	5	
Gain tracking	+7 dBm to -55 dBm 0°C to +70°C -40°C to +85°C		-0.1 -0.15		+0.1 +0.15	dB dB		
Group delay	F = 1 kHz			5.3		μs		
<b>Total Harmonic Distortion (2-Wire to 4-Wire or 4-Wire to 2-Wire, See Test Circuits A and B)</b>								
Distortion level	0 dBm, 300 Hz to 3400 Hz			-64	-50	dB		
Distortion level	+9 dBm			-55	-40	dB		
<b>Idle Channel Noise</b>								
Psophometric weighted noise	2-wire 0°C to +70°C			-83	-78	dBmp	5, 7	
	2-wire -40°C to +85°C			-83	-75	dBmp		
	4-wire 0°C to +70°C			-83	-78	dBmp	5, 7	
	4-wire -40°C to +85°C			-83	-75	dBmp		
<b>Single Frequency Out-of-Band Noise (See Test Circuit E)</b>								
Metallic	4 kHz to 9 kHz			-76		dBm	4, 5, 9 4, 5	
	9 kHz to 1 MHz			-76				
	256 kHz and harmonics			-57				
Longitudinal	1 kHz to 15 kHz			-70		dBm	4, 5, 9 4, 5	
	Above 15 kHz			-85				
	256 kHz and harmonics			-57				
<b>DC Feed Current and Voltage (See Figure 1) Unless otherwise noted, Battery = 60 V (V<sub>BAT</sub> = -59.3 V)</b>								
Active mode loop current accuracy	I <sub>LOOP</sub> (nominal) = 40 mA R <sub>L</sub> = 2000 Ω, Battery = 62 V R <sub>L</sub> = 2080 Ω	-1		-7.5		+7.5	%	5
				23			mA	
		-2		22.7			mA	
On-hook loop voltage	R <sub>L</sub> = ∞		47.5	49		V		
OHT mode	R <sub>L</sub> = 600 Ω		18	20	22	mA		
Tip open mode	R <sub>L</sub> = 600 Ω				1.0			
Disconnect mode	R <sub>L</sub> = 0				1.0			
<b>Power Dissipation, Battery = -60 V</b>								
On-hook open circuit				50	120	mW		
On-hook OHT mode				175	250			
On-hook active mode				260	400			
Off-hook OHT mode	R <sub>L</sub> = 600 Ω			500	750			
Off-hook active mode	R <sub>L</sub> = 600 Ω			650	1000			



## ELECTRICAL CHARACTERISTICS (continued)

Description	Test Conditions	P.G.*	Final			Unit	Note
			Min	Typ	Max		
<b>Supply Currents</b>							
$V_{CC}$ On-hook supply current	Open circuit mode			3	4.5	mA	
	OHT mode			6	10		
	Active mode			7.5	12		
$V_{EE}$ On-hook supply current	Open circuit mode			1.0	2.3	mA	
	OHT mode			2.2	3.5		
	Active mode			2.7	6.0		
$V_{BAT}$ On-hook supply current	Open circuit mode			0.4	1.0	mA	
	OHT mode			3.0	5.0		
	Active mode			4.0	6.0		
<b>Power Supply Rejection Ratio (Ripple = 50 mVrms)</b>							
$V_{CC}$	40 Hz to 3400 Hz		20	35		dB	6, 7
	3.4 kHz to 50 kHz		20	30			
$V_{EE}$	40 Hz to 3400 Hz		20	30		dB	6, 7
	3.4 kHz to 50 kHz		15	25			
$V_{BAT}$	40 Hz to 3400 Hz		27	30		dB	6, 7
	3.4 kHz to 50 kHz		20	30			
<b>Off-Hook Detector</b>							
Current threshold	$I_{DET} = 365/R_D$		-20		+20	%	
<b>Ground Key Detector Thresholds Active Mode, Battery = -60 V</b>							
Ground key resistance threshold	B(RING) to GND		2.0	4.2	10.0	k $\Omega$	
Ground key current threshold	B(RING) or midpoint to GND			9		mA	8
<b>Ring Trip Detector Input</b>							
Bias current			-5	-0.05		$\mu$ A	
Offset voltage	Source resistance = 0 to 200 k $\Omega$		-50	0	+50	mV	
<b>Logic Inputs (C1, C2, C3, C4, E1, and CHCLK)</b>							
Input High voltage			2.0			V	
Input Low voltage					0.8	$\mu$ A	
Input High current	All inputs except E1		-75		40	$\mu$ A	
Input High current	Input E1		-75		45	$\mu$ A	
Input Low current			-0.4			mA	
<b>Logic Output (DET)</b>							
Output Low voltage	$I_{OUT} = 0.8$ mA				0.4	V	
Output High voltage	$I_{OUT} = -0.1$ mA		2.4			V	

Table 1. SLIC Decoding


State	C3 C2 C1	Two-Wire Status	DET Output	
			E1 = 0	E1 = 1
0	0 0 0	Open circuit	Ring trip	Ring trip
1	0 0 1	Ringing	Ring trip	Ring trip
2	0 1 0	Active	Loop det.	Ground key
3	0 1 1	On-hook TX (OHT)	Loop det.	Ground key
4	1 0 0	Tip open	Loop det.	—
5	1 0 1	Reserved	Loop det.	—
6	1 1 0	Active polarity reversal	Loop det.	Ground key
7	1 1 1	OHT polarity reversal	Loop det.	Ground key

**SWITCHING CHARACTERISTICS**


Symbol	Parameter	Test Conditions	Temperature Ranges	Min	Typ	Max	Unit	Note
tgkde	E1 Low to DET High (E0 = 1)	Ground key detect mode R <sub>L</sub> open, R <sub>G</sub> connected (See Figure H)	0°C to +70°C			3.8	μs	5
	E1 Low to DET Low (E0 = 1)		-40°C to +85°C			4.0		5
tgkdd	E0 High to DET Low (E1 = 0)		0°C to +70°C			1.1		5
			-40°C to +85°C			1.6		5
tgkd0	E0 Low to DET High (E1 = 0)		0°C to +70°C			3.8		5
			-40°C to +85°C			4.0		5
tshde	E1 High to DET Low (E0 = 1)	Switch hook detect mode R <sub>L</sub> = 600 Ω, R <sub>G</sub> open (See Figure G)	0°C to +70°C			1.2	μs	5
	E1 High to DET High (E0 = 1)		-40°C to +85°C			1.7		5
tshdd	E0 High to DET Low (E1 = 1)		0°C to +70°C			3.8		5
			-40°C to +85°C			4.0		5
tshd0	E0 Low to DET High (E1 = 1)		0°C to +70°C			1.1		5
			-40°C to +85°C			1.6		5
		0°C to +70°C			3.8	5		
		-40°C to +85°C			4.0	5		

**SWITCHING WAVEFORMS**

E1 to DET




E0 to DET



**Note:**  
All delays measured at 1.4-V level.

## RELAY DRIVER SPECIFICATIONS




Description	Test Conditions	Min	Typ	Max	Unit	Note
<b>Relay Driver Outputs (RINGOUT, TESTOUT)</b>						
On voltage	50-mA source	B <sub>GND</sub> -2			V	
Off leakage			0.5	100	μA	
Clamp voltage	50-mA sink	Q <sub>BAT</sub> -2			V	

**Notes:**

- Unless otherwise noted, test conditions are:  $V_{BAT} = -60$  V,  $V_{CC} = +5$  V,  $V_{EE} = -5$  V,  $R_L = 600$  Ω,  $C_{HP} = 0.33$  μF,  $R_{DC1} = R_{DC2} = 31.25$  k,  $C_{DC} = 0.1$  μF,  $R_d = 51.1$  k, No fuse resistors, two-wire AC output impedance programming impedance ( $Z_T$ ) = 600K resistive, Receive input summing impedance ( $Z_{RX}$ ) = 300k resistive. (See Table 2 for component formulas.)
- Overload level is defined when THD = 1%.
- Balance return signal is the signal generated at  $V_{TX}$  by  $V_{RX}$ . This spec assumes that the two-wire AC load impedance matches the impedance programmed by  $Z_T$ .
- These tests are performed with a longitudinal impedance of 90Ω and metallic impedance of 300Ω for frequencies below 12 kHz and 135Ω for frequencies greater than 12 kHz. These tests are extremely sensitive to circuit board layout. Please refer to application notes for details.
- Not tested in production. This parameter is guaranteed by characterization or correlation to other tests.
- This parameter is tested at 1 kHz in production. Performance at other frequencies is guaranteed by characterization.
- When the SLIC is in the Anti-Sat 2 operating region, this parameter will be degraded. The exact degradation will depend on system design. The Anti-sat 2 region occurs at high loop resistances when  $|V_{BAT}| - |V_{AX} - V_{BX}|$  is less than approximately 15 V.
- "Midpoint" is defined as the connection point between two 300 Ω series resistors connected between A(TIP) and B(RING).
- Fundamental and harmonics from 256-kHz switch regulator chopper are not included.

**Table 2. User-Programmable Components**

$Z_T = 1000 (Z_{2WIN} - 2R_F)$	Where $Z_T$ is connected between the $V_{TX}$ and RSN pins. The fuse resistors are $R_F$ and $Z_{2WIN}$ is the desired 2-wire AC input impedance. When computing $Z_T$ , the internal current amplifier pole and any external stray capacitance between $V_{TX}$ and RSN must be taken into account.
$Z_{RX} = \frac{Z_L}{G_{42L}} \cdot \frac{1000 \cdot Z_T}{Z_T + 1000 (Z_L + 2R_F)}$	Where $Z_{RX}$ is connected from $V_{RX}$ to the RSN pin, $Z_T$ is defined above, $G_{42L}$ is the desired receive gain and $Z_L$ is the 2-wire load impedance.
$R_{DC1} + R_{DC2} = \frac{2500}{I_{FEED}}$	Where $R_{DC1}$ , $R_{DC2}$ , and $C_{DC}$ form the network $C_{DC} = (1.5 \text{ ms})(R_{DC1} + R_{DC2}) / (R_{DC1} \cdot R_{DC2})$ connected to the RDC pin. $R_{DC1}$ and $R_{DC2}$ are approximately equal.
$R_D = \frac{365}{I_T} \cdot C_D = \frac{0.5 \text{ ms}}{R_D}$	Where $R_D$ and $C_D$ form the network connected from RD to -5 V and $I_T$ is the threshold current between on-hook and off-hook.



**Notes:**

1. Constant current region:

active state,  $I_L = \frac{2500}{R_{DC}}$

OHT state,  $I_L = \frac{1}{2} \cdot \frac{2500}{R_{DC}}$

2. Anti-sat cut-in:

$V_{AS} = 46 \text{ V}, \quad |V_{BAT}| \geq 58.9 \text{ V}$

$V_{AS} = 1.087 |V_{BAT}| - 18.017, \quad |V_{BAT}| < 58.9 \text{ V}$

3. Open-circuit voltage:

$V_{AB} = 51.23 \text{ V}, \quad |V_{BAT}| \geq 61.5 \text{ V}$

$V_{AB} = 1.073 |V_{BAT}| - 14.72, \quad |V_{BAT}| < 61.5 \text{ V}$


4. Anti-sat 1 Region:

$V_{AS} = 51.23 - I_L \frac{R_{DC}}{488.3}$

5. Anti-sat 2 Region:

$V_{AS} = 1.073 |V_{BAT}| - 14.72 - I_L \frac{R_{DC}}{1071}$


a.  $V_A - V_B$  ( $V_{AB}$ ) Voltage vs Loop Current (Typical)



$V_{BAT} = 62.3 \text{ V}$

$R_{DC} = 62.5 \text{ K}$

**b. Loop Current vs Load Resistance (Typical)**






**c. Feed Programming**

**Note:**


Feed current programmed by  $R_{DC1}$  and  $R_{DC2}$ .

**Figure 1. DC Feed Characteristics**

**TEST CIRCUITS**

**A. Two-to-Four-Wire Insertion Loss**

**B. Four-to-Two-Wire Insertion Loss and Balance Return Signal**


S2 Open, S1 Closed  
 L-T Long. Bal. =  $20 \log (V_{AB} / E)$   
 L-T Long. Rej. =  $20 \log (V_{TX} / E)$

S2 Closed, S1 Open  
 4-L Long. Sig. Gen. =  $20 \log (V_L / V_{RX})$


**C. Longitudinal Balance (IEEE)**

**Note:**

$Z_D$  is the desired impedance (e.g., the characteristic impedance of the line).


$$R_L = \log (2V_M / V_S)$$

**D. Two-Wire Return Loss Test Circuit**


TEST CIRCUITS (continued)




E. Single Frequency Noise



F. Ground-Key Detection



G. Loop Detector Switching



H. Ground-Key Switching