

MITSUBISHI LSIs

M5M51288BKP,KJ,J-15,-20,-25,-20L,-25L
M5M51288BVP-20,-25,-20L,-25L
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

DESCRIPTION

The M5M51288BKP,KJ,J,VP are a family of 131072-word by 8-bit static RAMs, fabricated with the high performance CMOS silicon gate process and designed for high-speed application.

The M5M51288BKP,KJ,J,VP are offered in a 32-pin plastic dual-in-line package(DIP), 32-pin plastic small outline J-lead package(SOJ), 32-pin thin small outline package (TSOP).

These devices operate on a single 5V supply, and are directly TTL compatible. They include power down feature as well.

FEATURES

Type name	Access time (max)	Power supply current	
		Active (max)	Stand-by (max)
M5M51288BKP,KJ,J-15	15ns	190 mA	10mA
M5M51288BKP,KJ,J,VP-20	20ns	170 mA	100µA
M5M51288BKP,KJ,J,VP-20L			100µA
M5M51288BKP,KJ,J,VP-25	25ns	150 mA	10mA
M5M51288BKP,KJ,J,VP-25L			100µA

- Single +5V power supply
- Fully static operation : No clocks, No refresh
- Common data I/O
- Easy memory expansion by $\overline{S_1}, S_2$
- Three-state outputs : OR-tie capability
- $\overline{OE}$ prevents data contention in the I/O bus
- Directly TTL compatible : All inputs and outputs

PACKAGE

M5M51288BKP	32pin 300mil DIP
M5M51288BKJ	32pin 300mil SOJ
M5M51288BJ	32pin 400mil SOJ
M5M51288BVP	32pin 8X20mm ² TSOP(I)

APPLICATION

High speed memory units

FUNCTION


The operation mode of the M5M51288B series is determined by a combination of the device control inputs $\overline{S_1}, S_2, \overline{W}$ and $\overline{OE}$. Each mode is summarized in the function table shown in next page.

A write cycle is executed whenever the low level $\overline{W}$ overlaps with the low level $\overline{S_1}$ and the high level S_2 . The address must be set up before the write cycle and must be stable during the entire cycle. The data is latched into a cell on the trailing edge of $\overline{W}$, $\overline{S_1}$ or S_2 , whichever occurs first, requiring the set-up and hold time relative to these edge to be maintained. The output enable input $\overline{OE}$ directly controls the output stage. Setting the $\overline{OE}$ at a high level, the output stage is in a high-impedance state, and the data bus contention problem in the write cycle is eliminated.


FUNCTION TABLE

$\overline{S_1}$	S_2	$\overline{W}$	$\overline{OE}$	Mode	DQ	Icc
X	L	X	X	Non selection	High-impedance	Active
H	X	X	X	Non selection	High-impedance	Stand-by
L	H	L	X	Write	Din	Active
L	H	H	L	Read	Dout	Active
L	H	H	H		High-impedance	Active

PIN CONFIGURATION (TOP VIEW)



Outline 32P4Y(KP)
 32P0J(KJ)
 32P0K(J)



Outline 32P3H-E

NC : NO CONNECTION

A read cycle is executed by setting $\overline{W}$ at a high level and $\overline{OE}$ at a low level while $\overline{S_1}$ and S_2 are in an active state ($\overline{S_1}=L, S_2=H$)

When setting $\overline{S_1}$ at a high level or S_2 at a low level, the chip is in a non-selectable mode in which both reading and writing are disabled. In this mode, the output stage is in a high-impedance state, allowing OR-tie with other chips and memory expansion by $\overline{S_1}$ and S_2 .

mitsubishi LSIs

M5M51288BVP-20,-25,-20L,-25L

1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

[illegible]

* Pin numbers inside dotted line show those of TSOP.

MITSUBISHI LSIs

M5M51288BKP,KJ,J-15,-20,-25,-20L,-25L
M5M51288BVP-20,-25,-20L,-25L
1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{CC}	Supply voltage	With respect to GND	- 3.5 ~ +7	V
V _I	Input voltage		- 3.5 ~ -V _{CC} + 0.3	V
V _O	Output voltage		- 3.5 ~ -V _{CC} + 0.3	V
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0~70	°C
T _{stg(bias)}	Storage temperature(bias)		-10~85	°C
T _{stg}	Storage temperature		- 65~150	°C

* Pulse width ≤ 20ns, in case of DC: - 0.5V

DC ELECTRICAL CHARACTERISTICS (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{IH}	High-level input voltage		2.2		V _{CC} +0.3V	V
V _{IL}	Low-level input voltage		- 0.3*		0.8	V
V _{OH}	High-level output voltage	I _{OH} =-4mA	2.4			V
V _{OL}	Low-level output voltage	I _{OL} =8mA			0.4	V
I _I	Input current	V _I =0~V _{CC}			2	μA
I _{OZ}	Output current in off-state	V _I ($\overline{S}$)=V _{IH} V _{I/O} =0~V _{CC}			10	μA
I _{CC1}	Active supply current (TTL level)	V _I ($\overline{S}$)=V _{IL} other inputs=V _{IH} or V _{IL} Output-open(duty 100%)	AC (15ns cycle)		190	mA
			AC (20ns cycle)		170	
			AC (25ns cycle)		150	
			DC	70	85	
I _{CC2}	Stand-by supply current (TTL level)	V _I ($\overline{S}$)=V _{IH}	AC (15ns cycle)		60	mA
			AC (20/25ns cycle)		50	
			DC		35	
I _{CC3}	Stand-by current (MOS level)	V _I ($\overline{S}$) ≥ V _{CC} -0.2V other inputs V _I ≤ 0.2V or V _I ≥ V _{CC} -0.2V	-15,-20,-25	1	10	mA
			-20L,-25L	10	100	μA

* Pulse width ≤ 20ns, in case of AC: - 3.0V

CAPACITANCE (T_a=0~70°C, V_{CC}=5V±10%, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I	Input capacitance	V _I =GND, V _I =25mVrms, f=1MHz			6	pF
C _O	Output capacitance	V _O =GND, V _O =25mVrms, f=1MHz			6	pF

Note 1: Direction for current flowing into an IC is positive (no mark).

2: Typical value is V_{CC}=5V, T_a=25°C

3: C_I, C_O are periodically sampled and are not 100% tested.

MITSUBISHI LSIs

M5M51288BKP,KJ,J-15,-20,-25,-20L,-25L
M5M51288BVP-20,-25,-20L,-25L
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

AC ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, unless otherwise noted)

(1) MEASUREMENT CONDITIONS

Input pulse levels $V_{IH} = 3.0V$, $V_{IL} = 0V$
 Input rise and fall time 3ns
 Input timing reference levels $V_{IH} = 1.5V$, $V_{IL} = 1.5V$
 Output timing reference levels $V_{OH} = 1.5V$, $V_{OL} = 1.5V$
 Output loads Fig1, Fig2




Fig.1 Output load




Fig.2 Output load for t_{en} , t_{dis}

(2) READ CYCLE

Symbol	Parameter	Limits						Unit
		M5M51288BKP,KJ,J -15		M5M51288BKP,KJ,J, VP-20, -20L		M5M51288BKP,KJ,J, VP-25, -25L		
		Min	Max	Min	Max	Min	Max	
tCR	Read cycle time	15		20		25		ns
ta(A)	Address access time		15		20		25	ns
ta(S1)	Chip select 1 access time		15		20		25	ns
ta(S2)	Chip select 2 access time		14		17		20	ns
ta(OE)	Output enable access time		8		10		13	ns
tdis(S1)	Output disable time after $\overline{S_1}$ high	0	7	0	7	0	8	ns
tdis(S2)	Output disable time after S_2 low	0	7	0	7	0	8	ns
tdis(OE)	Output disable time after $\overline{OE}$ high	0	7	0	7	0	8	ns
ten(S1)	Output enable time after $\overline{S_1}$ low	6		6		6		ns
ten(S2)	Output enable time after S_2 high	6		6		6		ns
ten(OE)	Output enable time after $\overline{OE}$ low	0		0		0		ns
tv(A)	Data valid time after address change	7		7		7		ns
tPU	Power-up time after chip selection	0		0		0		ns
tPD	Power-down time after chip selection		15		20		25	ns

(3) WRITE CYCLE


Symbol	Parameter	Limits						Unit
		M5M51288BKP,KJ,J -15		M5M51288BKP,KJ,J, VP-20,-20L		M5M51288BKP,KJ,J, VP-25,-25L		
		Min	Max	Min	Max	Min	Max	
tCW	Write cycle time	15		20		25		ns
tw(W)	Write pulse width	12		15		20		ns
tsu(A)1	Address setup time ($\overline{W}$)	0		0		0		ns
tsu(A)2	Address setup time ($\overline{S_1}$, S_2)	0		0		0		ns
tsu(S1)	Chip select 1 setup time	12		15		20		ns
tsu(S2)	Chip select 2 setup time	12		15		20		ns
tsu(D)	Data setup time	8		12		15		ns
th(D)	Data hold time	0		0		0		ns
trec(W)	Write recovery time	0		0		0		ns
tdis(W)	Output disable time after $\overline{W}$ low	0	7	0	7	0	8	ns
tdis(OE)	Output disable time after $\overline{OE}$ high	0	7	0	7	0	8	ns
ten(W)	Output enable time after $\overline{W}$ high	0		0		0		ns
ten(OE)	Output enable time after $\overline{OE}$ low	0		0		0		ns
tsu(A- $\overline{WH}$)	Address to $\overline{W}$ high	12		15		20		ns

MITSUBISHI LSIs

M5M51288BKP, KJ, J-15, -20, -25, -20L, -25L
M5M51288BVP-20, -25, -20L, -25L
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

(4) TIMING DIAGRAMS


Read cycle (Note 4)



$\bar{W} = H$

Note 4: Addresses and $\bar{S}_1, S_2$ valid prior to $\bar{OE}$ transition low by $(t_a(A) - t_a(OE))$, $(t_a(S_1) - t_a(OE))$, $t_a(S_2) - t_a(OE)$.


Write cycle ($\bar{W}$ control mode)




MITSUBISHI LSIs

M5M51288BKP,KJ,J-15,-20,-25,-20L,-25L
M5M51288BVP-20,-25,-20L,-25L
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

Write cycle ($\bar{S}_1$ control mode)



Write cycle (S_2 control mode)



Note 5: Hatching indicates the state is "don't care".

6: Writing is executed while S2 high overlaps $\bar{S}_1$ and $\bar{W}$ low.

7: When the falling edge of $\bar{W}$ is simultaneously or prior to the falling edge of $\bar{S}_1$ or rising edge of S2, the outputs are maintained in the high impedance state.

8: Transition is measured $\pm 500\text{mV}$ from steady state voltage with specified loading in Figure 2.

9: t_{en} , t_{is} are periodically sampled and are not 100% tested.

MITSUBISHI LSIs

M5M51288BKP,KJ,J-15,-20,-25,-20L,-25L
M5M51288BVP-20,-25,-20L,-25L
 1048576-BIT(131072-WORD BY 8-BIT)CMOS STATIC RAM

POWER DOWN CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{CC} \text{ (PD)}$	Power down supply voltage	$V_I (\bar{S}_1) \geq V_{CC} - 0.2\text{V}$ $V_I \geq V_{CC} - 0.2\text{V}$ or $0\text{V} \leq V_I \leq 0.2\text{V}$	2			V
$V_I (\bar{S}_1)$	Chip select input voltage		$V_{CC} - 0.2$			V
$t_{su} \text{ (PD)}$	Power down setup time		0			ns
$t_{rec} \text{ (PD)}$	Power down recovery time		-20L -25L	20 25		ns
$I_{CC} \text{ (PD)}$	Power down supply current	$V_{CC} = 3.0\text{V}$			50	μA
		$V_{CC} = 5.5\text{V}$			100	

Note 10 : This is only M5M51288BKP, KJ, J,VP-20L, -25L

TIMING WAVEFORM FOR POWER DOWN

