## L8583D Line Card Access Switch

## Features

■ Small size/surface-mount packaging

- Monolithic IC reliability

■ Low impulse noise

- Make-before-break, break-before-make operation
- Clean, bounce-free switching
- Low, matched on-resistance

■ Built-in current limiting, thermal shutdown, and SLIC protection

■ 5 V only operation, very low power consumption
■ Battery monitor, all-off state upon loss of battery

- No EMI

■ Latched logic level inputs, no driver circuitry

- Only one external protector required


## Applications

- Central office
- DLC
- PBX
- DAML

■ HFC/FITL

## Description

The Legerity L8583D line card access switch is a monolithic solid-state device providing the equivalent switching functionality of three 2-form C switches. The L8583D is designed to provide power ringing access, line test access (test out), and SLIC test access (test in) to tip and ring in central office, digital loop carrier, private branch exchange, digitally added main line, and hybrid fiber coax/fiber-in-the-loop analog line card applications. An additional pair of solid-state contacts are also available to provide access for testing of the ringing generator.

The L8583D has eight states: the idle talk state (line break switches closed, all other switches open), the power ringing state (ringing access switches closed, all other switches open), loop access state (loop access switches closed, all switches open), SLIC test state (test in switches closed, all other switches open), simultaneous loop and SLIC access state (loop and test in switches closed, all others open), ringing generator test state (ring test switches closed, all others open), simultaneous test-out and ring-test state (ring and test out switches closed), and an alloff state. The L8583D is appropriate for central office, access, digital loop carrier, and other Telcordia Technologies ${ }^{\text {TM }}$ TR-57 applications.
The L8583D offers break-before-make or make-before-break switching, with simple logic-level input control. Because of the solid-state construction, voltage transients generated when switching into an inductive ringing lead during ring cadence or ring trip are minimized, possibly eliminating the need for external zero cross switching circuitry. State control is via logic level inputs, so no additional driver circuitry is required.

The line break switch is a linear switch that has exceptionally low on-resistance and an excellent on-resistance matching characteristic. The ringing access switch has a breakdown voltage rating $>480 \mathrm{~V}$ which is sufficiently high, with proper protection, to prevent breakdown in the presence of a transient fault condition (i.e., passing the transient on to the ringing generator).

The L8583D provides an integrated diode bridge along with current limiting and thermal shutdown for protection of the device itself and the subsequent subscriber line integrated circuit (SLIC). For LCAS protection, power cross is reduced by the currentlimiting and thermal shutdown circuits and lightning reduced by the current-limit circuit. Residue faults are shunted from the SLIC by the diode bridge.

| Document ID\# | $\mathbf{0 8 0 9 9 0}$ | Date: | Oct 31, 2002 |
| :--- | :--- | :--- | :--- |
| Rev: | A | Version: | 1 |
| Distribution: | Public |  |  |

## Description (continued)

To protect the L8583D from an overvoltage fault condition, use of a secondary protector is required. The secondary protector must limit the voltage seen at the tip/ring terminals to prevent the breakdown voltage of the switches from being exceeded. To minimize stress on the solid-state contacts, use of a foldback-type or crowbar-type secondary protector is recommended. Please contact your Legerity account representative for a choice of recommended secondary protection device. With proper choice of secondary protection, a line card using the L8583D will meet all relevant ITU-T, LSSGR, FCC, or $U L^{\circledR}$ protection requirements.

The L8583D operates off of a 5 V supply only. This gives the device extremely low idle and active power dissipation and allows use with virtually any range of battery voltage. This makes the L8583D especially appropriate for remote power applications such as DAML or FOC/FITL or other Telcordia Technologies GR 909 applications where power dissipation is particularly critical.
A battery voltage is also used by the L8583D, only as a reference for the integrated protection circuit. The L8583D will enter an all-off state upon loss of battery.

During power ringing, to turn on and maintain the on state, the ring access switch and ring test switch will draw a nominal 2 mA from the ring generator.

The L8583D device is packaged in a 20-pin plastic SOG (L8583DEY) and a 28-pin plastic SOG (L8583DAE). See Figure 1 for an illustration of the 20-pin package and Figure 2 for an illustration of the 28-pin package.

## Pin Information



1670
Figure 1. 20-Pin Plastic SOG


12-2365 (F).d

Figure 2. 28-Pin Plastic SOG

## Pin Information (continued)

Table 1. Pin Descriptions

| 20-Pin SOG | 28-Pin SOG | Symbol* | Description |
| :---: | :---: | :---: | :---: |
| 1 | 1 | Fgnd | Fault ground. |
| 2 | 5 | Ttestin | Test (in) access on TIP. |
| 3 | 6 | Tbat | Connect to TIP on SLIC side. |
| 4 | 7 | Tline | Connect to TIP on line side. |
| 5 | 8 | Tringing | Connect to return ground for ringing generator. |
| 6 | 10 | Ttestout | Test (out) access on TIP. |
| 7 | $\begin{gathered} 2,3,4,9,11,21, \\ 25,26,27 \end{gathered}$ | NC | No connection. |
| 8 | 12 | Vdd | 5 V supply. |
| 9 | 13 | TsD | Temperature shutdown pin. Can be used as a logic level input or an output. See Table 16 and the Switching Behavior section of this data sheet for input pin description. As an output flag, this pin will read 5 V when the device is in its operational mode and 0 V in the thermal shutdown mode. To disable the thermal shutdown mechanism, tie this pin to 5 V (not recommended). |
| 10 | 14 | DGND | Digital ground. |
| 11 | 15 | INTESTout ${ }^{\text {u }}$ | Logic level switch input control. |
| 12 | 16 | $\mathrm{INRING}^{\text {u }}$ | Logic level switch input control. |
| 13 | 17 | INTESTin ${ }^{\text {d }}$ | Logic level switch input control. |
| 14 | 18 | LATCH $^{\text {d }}$ | Data input control, active-high, transparent low. |
| 15 | 19 | RTESTout | Test (out) access on RING. |
| 16 | 20 | Rringing | Connect to ringing generator. |
| 17 | 22 | Rline | Connect to RING on line side. |
| 18 | 23 | Rbat | Connect to RING on SLIC side. |
| 19 | 24 | Rtestin | Test (in) access on RING. |
| 20 | 28 | Vbat | Battery voltage. Used as a reference for protection circuit. |

[^0]
## Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operational sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Table 2. Absolute Maximum Ratings

| Parameter | Min | Max | Unit |
| :--- | :---: | :---: | :---: |
| Operating Temperature Range | -40 | 110 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |
| Relative Humidity Range | 5 | 95 | $\%$ |
| Pin Soldering Temperature ( $\mathrm{t}=10$ s max $)$ | - | 260 | ${ }^{\circ} \mathrm{C}$ |
| 5 V Power Supply | - | 7 | V |
| Battery Supply | - | -85 | V |
| Logic Input Voltage | - | 7 | V |
| Input-to-output Isolation | - | 330 | V |
| Pole-to-pole Isolation | - | 330 | V |

## Handling Precautions

Although electrostatic discharge (ESD) protection circuitry has been designed into this device, proper precautions must be taken to avoid exposure to ESD and electrical overstress (EOS) during all handling, assembly, and test operations. Legerity employs both a human-body model (HBM) and a charged-device model (CDM) qualification requirement in order to determine ESD-susceptibility limits and protection design evaluation. ESD voltage thresholds are dependent on the circuit parameters used in each of the models, as defined by JEDEC's JESD22-A114 (HBM) and JESD22-C101 (CDM) standards.

Table 3. HBM ESD Threshold Voltage

| Device | Rating |
| :---: | :---: |
| L8583D | 1000 V |

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$, unless otherwise specified.
Minimum and maximum values are testing requirements. Typical values are characteristics of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not part of the testing requirements.

Table 4. Power Supply Specifications

| Supply | Min | Typ | Max | Unit | Supply | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VDD | 4.5 | 5 | 5.5 | V | VBAT* $^{*}$ | -19 | - | -72 | V |

* VBAT is used only as a reference for internal protection circuitry. If VBAT rises above -10 V , the device will enter an all-off state and remain in this state until the battery voltage drops below -15 V .

Table 5. Test In Switches, 1 and 2

| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Off-state Leakage Current: } \\ & \quad+25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { Vswitch }(\text { differential })=-320 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+260 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-330 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+270 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-310 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+250 \mathrm{~V} \end{gathered}$ | Iswitch <br> Iswitch <br> Iswitch |  | - - | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\begin{array}{\|c} \hline \text { On-resistance: } \\ +25^{\circ} \mathrm{C} \\ +85^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \end{array}$ | Iswitch (on) $= \pm 5 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ <br> Iswitch (on) $= \pm 5 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ <br> Iswitch (on) $= \pm 5 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ | $\Delta$ Von $\Delta$ Von $\Delta$ Von | — | $\frac{49}{37}$ | $\overline{77}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| Isolation: <br> $+25^{\circ} \mathrm{C}$ <br> $+85^{\circ} \mathrm{C}$ <br> $-40^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Vswitch (both poles })= \pm 320 \mathrm{~V}, \\ & \text { logic inputs }=\text { Gnd } \\ & \text { Vswitch }(\text { both poles })= \pm 330 \mathrm{~V}, \\ & \text { logic inputs }=\text { Gnd } \\ & \text { Vswitch }(\text { both poles })= \pm 310 \mathrm{~V}, \\ & \text { logic inputs }=\text { Gnd } \end{aligned}$ | Iswitch <br> Iswitch <br> Iswitch | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | - - - | 1 1 1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| dV/dt Sensitivity* | - | - | - | 200 | - | $\mathrm{V} / \mu \mathrm{s}$ |

[^1]
## Electrical Characteristics (continued)

Table 6. Break Switches, 3 and 4

| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Off-state Leakage Current: } \\ & +25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { Vswitch }(\text { differential })=-320 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+260 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-330 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+270 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-310 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+250 \mathrm{~V} \end{gathered}$ | Iswitch <br> Iswitch <br> Iswitch |  | $\begin{aligned} & - \\ & - \end{aligned}$ | 1 <br> 1 <br> 1 | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\begin{array}{\|c} \hline \text { On-resistance: } \\ +25^{\circ} \mathrm{C} \\ +85^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} & \text { Tline }= \pm 10 \mathrm{~mA}, \pm 40 \mathrm{~mA}, \text { Tbat }=-2 \mathrm{~V} \\ & \text { Tline }= \pm 10 \mathrm{~mA}, \pm 40 \mathrm{~mA}, \text { Tbat }=-2 \mathrm{~V} \\ & \text { Tline }= \pm 10 \mathrm{~mA}, \pm 40 \mathrm{~mA}, \text { Tbat }=-2 \mathrm{~V} \\ & \hline \end{aligned}$ |  |  | $\frac{21.5}{-}$ | $\overline{31}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| On-resistance Match | Per on-resistance test condition of SW3, SW4 | $\begin{gathered} \text { Magnitude } \\ \text { Ron SW3 - Ron SW4 } \end{gathered}$ | - | 0.2 | 1.0 | $\Omega$ |
| On-state Voltage* | Iswitch = Ilimit at $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ | Von | - | - | 220 | V |
| $\begin{array}{\|c} \hline \text { dc Current Limit: } \\ +85^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \\ \hline \end{array}$ | $\begin{aligned} \text { Vswitch (on) } & = \pm 10 \mathrm{~V} \\ \text { Vswitch (on) } & = \pm 10 \mathrm{~V} \end{aligned}$ | Iswitch Iswitch | $80$ | - | $250$ | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Dynamic Current Limit $(\mathrm{t}=<0.5 \mu \mathrm{~s})$ | Break switches in on state; ringing access switches off; apply $\pm 1000 \mathrm{~V}$ at $10 / 1000 \mu \mathrm{~s}$ pulse; appropriate secondary protection in place | Iswitch | - | 2.5 | - | A |
| Isolation: $+25^{\circ} \mathrm{C}$ <br> $+85{ }^{\circ} \mathrm{C}$ <br> $-40^{\circ} \mathrm{C}$ | Vswitch (both poles) $= \pm 320 \mathrm{~V}$, logic inputs $=$ Gnd <br> Vswitch (both poles) $= \pm 330 \mathrm{~V}$, logic inputs $=$ Gnd <br> Vswitch (both poles) $= \pm 310 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch <br> Iswitch <br> Iswitch | $\begin{aligned} & - \\ & - \\ & - \end{aligned}$ | - - - | 1 1 1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| dV/dt Sensitivity ${ }^{\dagger}$ | - | - | - | 200 | - | V/ $\mu \mathrm{s}$ |

[^2]
## Electrical Characteristics (continued)

Table 7. Ring Test Return Switch, 5

| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Off-state Leakage Current: } \\ & +25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { Vswitch }(\text { differential })=-320 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+260 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-330 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+270 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-310 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+250 \mathrm{~V} \end{gathered}$ | Iswitch <br> Iswitch <br> Iswitch |  | - - | $1$ $1$ $1$ | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| On-resistance | Iswitch (on) $= \pm 0 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ | $\Delta$ Von | - | 55 | 110 | $\Omega$ |
| Isolation: $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | Vswitch (both poles) $= \pm 320 \mathrm{~V}$, logic inputs $=$ Gnd <br> Vswitch (both poles) $= \pm 330 \mathrm{~V}$, logic inputs $=$ Gnd <br> Vswitch (both poles) $= \pm 310 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch <br> Iswitch <br> Iswitch |  | - | 1 1 1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| dV/dt Sensitivity* | - | - | - | 200 | - | V/ $/ \mathrm{s}$ |

* Applied voltage is $100 \mathrm{Vp}-\mathrm{p}$ square wave at 100 Hz .

Table 8. Ringing Test Switch, 6


[^3]
## Electrical Characteristics (continued)

Table 9. Ring Return Switch, 7

| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Off-state Leakage Current: } \\ & \quad+25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} & \text { Vswitch }(\text { differential })=-320 \mathrm{~V} \text { to } \mathrm{Gnd} \\ & \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+260 \mathrm{~V} \\ & \text { Vswitch }(\text { differential })=-330 \mathrm{~V} \text { to } \mathrm{Gnd} \\ & \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+270 \mathrm{~V} \\ & \text { Vswitch }(\text { differential })=-310 \mathrm{~V} \text { to } \mathrm{Gnd} \\ & \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+250 \mathrm{~V} \end{aligned}$ | Iswitch <br> Iswitch <br> Iswitch | - - - | - | 1 1 1 | $\mu \mathrm{A}$ $\mu \mathrm{A}$ $\mu \mathrm{A}$ |
| dc Current Limit | Vswitch (on) $= \pm 10 \mathrm{~V}$ | Iswitch | - | 200 | - | mA |
| Dynamic Current Limit $(\mathrm{t}=<0.5 \mu \mathrm{~s})$ | Break and loop switches in off state; ring return switch on; apply $\pm 1000 \mathrm{~V}$ at $10 / 1000 \mu$ s pulse; appropriate secondary protection in place | Iswitch | - | 2.5 | - | A |
| On-resistance | Iswitch (on) $= \pm 0 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ | $\Delta$ Von | - | - | 110 | $\Omega$ |
| On-state Voltage* | Iswitch $=$ Ilimit at $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ | Von | - | - | 130 | V |
| Isolation: |  |  |  |  |  |  |
| $+25^{\circ} \mathrm{C}$ | Vswitch (both poles) $= \pm 320 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch | - | - | 1 | $\mu \mathrm{A}$ |
| $+85^{\circ} \mathrm{C}$ | Vswitch (both poles) $= \pm 330 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch | - | - | 1 | $\mu \mathrm{A}$ |
| -40 ${ }^{\circ} \mathrm{C}$ | Vswitch (both poles) $= \pm 310 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch | - | - | 1 | $\mu \mathrm{A}$ |
| dV/dt Sensitivity ${ }^{\dagger}$ | - | - | - | 200 | - | $\mathrm{V} / \mu \mathrm{s}$ |

* This parameter is not tested in production. Choice of secondary protector should ensure this rating is not exceeded.
$\dagger$ Applied voltage is $100 \mathrm{Vp}-\mathrm{p}$ square wave at 100 Hz .
Table 10. Ringing Access Switch, 8

| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { Off-state Leakage Current: } \\ & \quad+25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{aligned} \text { Vswitch }(\text { differential }) & =-255 \mathrm{~V} \text { to }+210 \mathrm{~V} \\ \text { Vswitch }(\text { differential }) & =+255 \mathrm{~V} \text { to }-210 \mathrm{~V} \\ \text { Vswitch }(\text { differential }) & =-270 \mathrm{~V} \text { to }+210 \mathrm{~V} \\ \text { Vswitch }(\text { differential } & =+270 \mathrm{~V} \text { to }-210 \mathrm{~V} \\ \text { Vswitch }(\text { differential }) & =-245 \mathrm{~V} \text { to }+210 \mathrm{~V} \\ \text { Vswitch }(\text { differential }) & =+245 \mathrm{~V} \text { to }-210 \mathrm{~V} \end{aligned}$ | Iswitch <br> Iswitch <br> Iswitch |  | - - - | $1$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| On Voltage | Iswitch (on) $= \pm 1 \mathrm{~mA}$ | - | - | - | 3 | V |
| Ring Generator Current During Ring | $\begin{gathered} \mathrm{VCC}=5 \mathrm{~V} \\ \text { INRING }=1 \\ \text { INTESTin }=0 \\ \text { INTESTout }=0 \end{gathered}$ | IRINGsource | - | 2 | - | mA |
| Steady-state Current* | - | - | - | - | 150 | mA |
| Surge Current* | - | - | - | - | 2 | A |
| Release Current | - | - | - | 500 | - | $\mu \mathrm{A}$ |
| On-resistance | Iswitch (on) $= \pm 70 \mathrm{~mA}, \pm 80 \mathrm{~mA}$ | $\Delta$ Von | - | - | 12 | $\Omega$ |
| $\begin{array}{r} \text { Isolation: } \\ +25^{\circ} \mathrm{C} \\ +85^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \end{array}$ | Vswitch (both poles) $= \pm 320 \mathrm{~V}$, logic inputs $=$ Gnd Vswitch $($ both poles $)= \pm 330 \mathrm{~V}$, logic inputs $=$ Gnd Vswitch $($ both poles $)= \pm 310 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch Iswitch Iswitch | - | - | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \hline \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| dV/dt Sensitivity ${ }^{\dagger}$ | - | - | - | 200 | - | $\mathrm{V} / \mu \mathrm{s}$ |

[^4]
## Electrical Characteristics (continued)

Table 11. Loop Access Switches, 9 and 10

| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Off-state Leakage Current: $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | $\begin{gathered} \text { Vswitch }(\text { differential })=-320 \mathrm{~V} \text { to Gnd } \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+260 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-330 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+270 \mathrm{~V} \\ \text { Vswitch }(\text { differential })=-310 \mathrm{~V} \text { to } \mathrm{Gnd} \\ \text { Vswitch }(\text { differential })=-60 \mathrm{~V} \text { to }+250 \mathrm{~V} \end{gathered}$ | Iswitch <br> Iswitch <br> Iswitch | - | - | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| $\begin{array}{\|c} \text { On-resistance: } \\ +25^{\circ} \mathrm{C} \\ +85^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \end{array}$ | Iswitch (on) $= \pm 5 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ <br> Iswitch (on) $= \pm 5 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ <br> Iswitch (on) $= \pm 5 \mathrm{~mA}, \pm 10 \mathrm{~mA}$ | $\Delta$ Von $\Delta$ Von $\Delta$ Von | — | $\frac{49}{37}$ | $77$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \Omega \end{aligned}$ |
| On-state Voltage* | Iswitch $=$ Ilimit at $50 \mathrm{~Hz} / 60 \mathrm{~Hz}$ | Von | - | - | 130 | V |
| $\begin{gathered} \hline \text { dc Current Limit: } \\ +85^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C} \\ \hline \end{gathered}$ | $\begin{aligned} \text { Vswitch (on) } & = \pm 10 \mathrm{~V} \\ \text { Vswitch (on) } & = \pm 10 \mathrm{~V} \end{aligned}$ | Iswitch <br> Iswitch | 80 | - | 250 | $\begin{aligned} & \mathrm{mA} \\ & \mathrm{~mA} \end{aligned}$ |
| Dynamic Current Limit $(\mathrm{t}=<0.5 \mu \mathrm{~s})$ | Break switches in on state; ringing access switches off; apply $\pm 1000 \mathrm{~V}$ at $10 / 1000 \mu$ s pulse; appropriate secondary protection in place | Iswitch | - | 2.5 | - | A |
| Isolation: $\begin{aligned} & +25^{\circ} \mathrm{C} \\ & +85^{\circ} \mathrm{C} \\ & -40^{\circ} \mathrm{C} \end{aligned}$ | Vswitch (both poles) $= \pm 320 \mathrm{~V}$, logic inputs $=$ Gnd Vswitch (both poles) $= \pm 330 \mathrm{~V}$, logic inputs $=$ Gnd Vswitch (both poles) $= \pm 310 \mathrm{~V}$, logic inputs $=$ Gnd | Iswitch <br> Iswitch <br> Iswitch | - | - | $\begin{aligned} & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ <br> $\mu \mathrm{A}$ |
| dV/dt Sensitivity ${ }^{\dagger}$ | - | - | - | 200 | - | V/ $\mu \mathrm{s}$ |

[^5]
## Electrical Characteristics (continued)

Table 12. Additional Electrical Characteristics


* Temperature shutdown flag (TsD) will be high during normal operation and low during temperature shutdown state.


## Zero Cross Current Turn Off

The ring access switch (SW8) is designed to turn off on the next zero current crossing after application of the appropriate logic input control. This switch requires a current zero cross to turn off. Switch 8, once on, will remain in the on state (regardless of logic input) until a current zero cross. Therefore, to ensure proper operation of switch 8, this switch should be connected, via proper impedance, to the ringing generator or some other ac source. Do not attempt to switch pure dc with switch 8 . The ringing test access switch, SW6, also has similar characteristics to switch 8 and should also only be used to switch signals with zero current crossings. For a detailed explanation of the operation of switches 6 and 8, please refer to the An Introduction to L758X Series of Line Card Access Switches Application Note.

## Switching Behavior

When switching from the power ringing state to the idle/talk state, via simple logic level input control, the L8583D is able to provide control with respect to the timing when the ringing access contacts are released relative to the state of the line break contacts.

Make-before-break operation occurs when the line break switch contacts are closed (or made) before the ringing access switch contact is opened (or broken). Break-before-make operation occurs when the ringing access contact is opened before the line break switch contacts are closed.

Using the logic level input pins RING, TESTin, and TESTout, either make-before-break or break-before-make operation of the L8583D is easily achieved. The logic sequences for either mode of operation are given in Table 13 and Table 14. See the Truth Table (Table 16) for an explanation of logic states.

When using an L8583D in the make-before-break mode, during the ring-to-idle transition, for a period of up to onehalf cycle at the ringing frequency, the ring break switch and the pnpn-type ring access switch can both be in the on state. This is the maximum time after the logic signal at INRING has transitioned that the ring access switch is waiting for the next zero current cross, so it can close. During this interval, current that is limited to the dc break switch current-limit value will be sourced from the ring node of the SLIC.

Table 13. Make-Before-Break Operation—Part I

| RIN <br> G | TESTin | TESTout | Tsd | State | Timing | Break <br> Switches <br> $\mathbf{3}$ and 4 | Ring <br> Return <br> Switch 7 | Ring <br> Access <br> Switch 8 | All Other <br> Access <br> Switches |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 V | 0 V | 0 V | Float | Power <br> Ringing | Float | Make- <br> before- <br> break | SW8 waiting for next zero cur- <br> rent crossing to turn off maxi- <br> mum time-one-half of ringing. | Closed | Open |
| 0 V | 0 V | 0 V |  | Closed <br> In this transition state, current <br> that is limited to the dc break <br> switch current-limit value will be <br> sourced from the ring node of the <br> SLIC. | Open |  |  |  |  |
| Open |  |  |  |  |  |  |  |  |  |

## Switching Behavior (continued)

Table 14. Break-Before-Make Operation—Part II

| INPUT | TESTin | TESTout | TsD | State | Timing | Break <br> Switches <br> $\mathbf{3}$ and 4 | Ring <br> Return <br> Switch 7 | Ring <br> Access <br> Switch 8 | All Other <br> Switches |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 V | 0 V | 0 V | Float | Power <br> Ringing | - | Open | Closed | Closed | Open |
| 5 V | 0 V | 5 V | Float | All Off | Hold this state for $\leq 25 \mathrm{ms}$. SW8 <br> waiting for zero current to turn <br> off. | Open | Open | Closed | Open |
| 5 V | 0 V | 5 V | Float | All Off | Zero current has occurred and <br> SW8 has opened. | Open | Open | Open | Open |
| 0 V | 0 V | $\mathbf{0 V}$ | Float | Idle/Talk | Release break switches. | Closed | Open | Open | Open |

## Notes:

Break-before-make operation can be achieved using TsD as an input. In lines two and three of Table 14, instead of using the logic input pins to force the all-off state, force TsD to ground. This will override the logic inputs and also force the all-off state. Hold this state for 25 ms . During this 25 ms all-off state, toggle the inputs from 100 (ringing state) to 000 (idle/talk state). After 25 ms , release Tsd to return switch control to the input pins which will set the idle talk state.
When using the L8583D in this mode, forcing TsD to ground will override the INPUT pins and force an all-off state. Setting TsD to 5 V will allow switch control via the logic INPUT pins. However, setting TsD to 5 V will also disable the thermal shutdown mechanism. This is not recommended. Therefore, to allow switch control via the logic INPUT pins, allow TsD to float.
Thus, when using TsD as an input, the two recommended states are (overrides logic input pins and forces all-off state) and float (allows switch control via logic input pins and thermal shutdown mechanism is active). This may require use of an open-collector buffer.

Also note that TsD operation in L8583D is different than TsD operation of the L7581, where application of 5 V does not disable the thermal shutdown mechanism.

## Power Supplies

Both the 5 V and battery supply are brought onto the L8583D. The L8583D requires only the 5 V supply for switch operation; that is, state control is powered exclusively off of the 5 V supply. Because of this, the L8583D offers extremely low power dissipation, both in the idle and active states. The battery voltage is not used for switch state control and is only used by the battery monitor circuit.

## Loss of Battery Voltage

As an additional protection feature, the L8583D monitors the battery voltage. Upon loss of battery voltage, the L8583D will automatically enter an all-off state and remain in that state until the battery voltage is restored. The L8583D is designed such that the device will enter the all-off state if the battery rises above -10 V and will remain off until the battery drops below -15 V . Monitoring the battery for the automatic shutdown feature will draw a small current from the battery, typically
$4 \mu \mathrm{~A}$. This will add slightly to the overall power dissipation of the device.

## Impulse Noise

Using the L8583D will minimize and possibly eliminate the contribution to the overall system impulse noise that is associated with ringing access switches. Because of this characteristic of the L8583D, it may not be necessary to incorporate a zero cross switching scheme. This ultimately depends upon the characteristics of the individual system and is best evaluated at the board level.

## Protection

## Integrated SLIC Protection

## Diode Bridge

In the L8583D, protection to the SLIC device or other subsequent circuitry is provided by a combination of current-limited break switches, a diode bridge clamping circuit, and a thermal shutdown mechanism.

During a positive lightning event, fault current is reduced by the dynamic current-limit circuit and directed to ground via the diode bridge. Voltage is clamped to a diode drop above ground. Negative lightning is again reduced by the dynamic current limit and directed to battery via the diode bridge.
For power cross and power induction faults, the positive cycle of the fault is clamped a diode drop above ground and fault currents steered to ground and the negative cycle of the power cross is steered to battery. Fault currents are limited by the current-limit circuit.

## Current Limiting

During a lightning event, the current that is passed through the break switches and presented to the integrated protection circuit and subsequent circuitry is limited by the dynamic current-limit response of the break switches (assuming idle/talk state). When the voltage seen at the Tline/Rline nodes is properly clamped by an external secondary protector, upon application of a 1000 V, $10 \times 1000$ pulse (LSSGR lightning), the current seen at the Tbat/Rbat nodes will typically be a pulse of magnitude 2.5 A and duration less than $0.5 \mu \mathrm{~s}$.

During a power-cross event, the current that is passed through the break switches and presented to the integrated protection circuit and subsequent circuitry is limited by the dc current-limit response of the break switches (assuming idle/talk state). The dc current limit is specified over temperature between 80 mA and 250 mA . Note that the current-limit circuitry has a negative temperature coefficient. Thus, if the device is subjected to an extended power cross, the value of current seen at Tbat/Rbat will decrease as the device heats due to the fault current. If sufficient heating occurs, the temperature shutdown mechanism will activate and the device will enter an all-off mode.

## Temperature Shutdown Mechanism

When the device temperature reaches a minimum of $110^{\circ} \mathrm{C}$, the thermal shutdown mechanism will activate and force the device into an all-off state, regardless of the logic input pins. Pin Tsd, when used as an output, will read 0 V when the device is in the thermal shutdown mode and $+V_{D D}$ during normal operation.

During a lightning event, due to the relatively short duration, the thermal shutdown will not typically activate.

During an extended power cross, the device temperature will rise and cause the device to enter the thermal shutdown mode. This forces an all-off mode, and the current seen at Tbat/Rbat drops to zero. Once in the thermal shutdown mode, the device will cool and exit the thermal shutdown mode, thus re-entering the state it was in prior to thermal shutdown. Current, limited to the dc current-limit value, will again begin to flow and device heating will begin again. This cycle of entering and exiting thermal shutdown will last as long as the power-cross fault is present. The frequency of entering and exiting thermal shutdown will depend on the magnitude of the power cross. If the magnitude of the power cross is great enough, the external secondary protector may trigger shunting all current to ground.
In the L8583D, the thermal shutdown mechanism can be disabled by forcing the Tsd pin to +Vdd. This functionality is different from the L7581, whose thermal shutdown mechanism cannot be disabled.

Electrical specifications relating to the integrated overvoltage clamping circuit are outlined in Table 15.

## Protection (continued)

## Integrated SLIC Protection (continued)

## External Secondary Protector

With the above integrated protection features, only one overvoltage secondary protection device on the loop side of the L8583D is required. The purpose of this device is to limit fault voltages seen by the L8583D so as not to exceed the breakdown voltage or input-output isolation rating of the device. To minimize stress on the L8583D, use of a foldback-type or crowbar-type device is recommended. A detailed explanation and design equations on the choice of the external secondary protection device are given in the An Introduction to L758X Series of Line Card Access Switches Application Note. Basic design equations governing the choice of external secondary protector are given below:

■ |VBATmax| + |Vbreakovermax| < |Vbreakdownmin(break)|.

■ |Vringingpeakmax $|+|$ VBATmax $\mid+$ |Vbreakovermax $|<|$ Vbreakdownmin(ring)|.

- |Vringingpeakmax| + |VBATmax| < |Vbreakovermin|. where:
- VBATmax—Maximum magnitude of battery voltage.
- Vbreakovermax-Maximum magnitude breakover voltage of external secondary protector.
- Vbreakovermin-Minimum magnitude breakover voltage of external secondary protector.
- Vbreakdownmin(break)-Minimum magnitude breakdown voltage of L8583D break switch.
- Vbreakdownmin(ring)-Minimum magnitude breakdown voltage of L8583D ring access switch.
- Vringingpeakmax-Maximum magnitude peak voltage of ringing signal.
Series current-limiting fused resistors or PTCs should be chosen so as not to exceed the current rating of the external secondary protector. Refer to the manufacturer's data sheet for requirements.

Table 15. Electrical Specifications, Protection Circuitry

| Parameters Related to Diodes (in Diode Bridge) |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Test Condition | Measure | Min | Typ | Max | Unit |
| Voltage Drop at Continuous Current $(50$ <br> $\mathrm{Hz} / 60 \mathrm{~Hz})$ | Apply $\pm$ dc current limit of <br> break switches | Forward <br> Voltage | - | - | 3.5 | V |
| Voltage Drop at Surge Current | Apply $\pm$ dynamic current <br> limit of break switches | Forward <br> Voltage | - | 5 | - | V |

## Typical Performance Characteristics




12-2312 (F)
Figure 5. Switches 6, 8
Figure 3. Protection Circuit Version


12-2311 (F)

Figure 4. Switches $1 — 5,7,9,10$

## Application



Figure 6. Typical LCAS Application, Idle, or Talk State Shown

## Application (continued)

Table 16. Truth Table for L8583D

| INring | INTESTin | INTESTout | Tsd | $\begin{gathered} \hline \text { TESTin } \\ \text { Switches } \end{gathered}$ | $\begin{gathered} \text { Break } \\ \text { Switches } \end{gathered}$ | Ring Test Switches | Ring Switches | TESTout Switches |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 V | 0 V | 0 V | $5 \mathrm{~V} /$ Float $^{1}$ | Off | On | Off | Off | Off ${ }^{3}$ |
| 0 V | 0 V | 5 V | $5 \mathrm{~V} /$ Float $^{1}$ | Off | Off | Off | Off | $\mathrm{On}^{4}$ |
| 0 V | 5 V | 0 V | $5 \mathrm{~V} /$ Float $^{1}$ | On | Off | Off | Off | Off ${ }^{5}$ |
| 5 V | 0 V | 0 V | $5 \mathrm{~V} /$ Float $^{1}$ | Off | Off | Off | On | Off ${ }^{6}$ |
| 5 V | 5 V | 0 V | 5 V/Float ${ }^{\text {1 }}$ | Off | Off | On | Off | Off ${ }^{7}$ |
| 0 V | 5 V | 5 V | $5 \mathrm{~V} /$ Float $^{1}$ | On | Off | Off | Off | $\mathrm{On}^{8}$ |
| 5 V | 0 V | 5 V | $5 \mathrm{~V} / \mathrm{Float}^{1}$ | Off | Off | Off | Off | Off ${ }^{\text {P10 }}$ |
| 5 V | 5 V | 5 V | $5 \mathrm{~V} /$ Float $^{1}$ | Off | Off | On | Off | On ${ }^{11}$ |
| Don't Care | Don't Care | Don't Care | $0 \mathrm{~V}^{2}$ | Off | Off | Off | Off | Off ${ }^{9}$ |

1. If TsD $=5 \mathrm{~V}$, the thermal shutdown mechanism is disabled. If TsD is floating, the thermal shutdown mechanism is active.
2. Forcing TsD to ground overrides the logic input pins and forces an all-off state.
3. Idle/talk state.
4. TESTout state.
5. TESTin state.
6. Power ringing state.
7. Ringing generator test state.
8. Simultaneous TESTout and TESTin state.
9. All-off state.
10. Device will power up in this state.
11. Simultaneous TESTout-ring test state.

A parallel in/parallel out data latch is integrated into the L8583D. Operation of the data latch is controlled by the logic-level input pin LATCH. The data input to the latch is the INPUT pin of the L8583D and the output of the data latch is an internal node used for state control.

When the LATCH control pin is at logic 0 , the data latch is transparent and data control signals flow directly from INPUT, through the data latch to state control. Any changes in INPUT will be reflected in the state of the switches.

When the LATCH control pin is at logic 1, the data latch is active; the L8583D will no longer react to changes at the INPUT control pin. The state of the switches is now latched; that is, the state of the switches will remain as they were when the LATCH input transitioned from logic 0 to logic 1 . The switches will not respond to changes in INPUT as long as LATCH is held high.

Note that the TSD input is not tied to the data latch. TSD is not affected by the LATCH input. TSD input will override state control via INPUT and LATCH.

The input logic pins INRING and INTEstout have internal pull-up resistors. Input logic pins INTESTIN and LATCH have internal pull-down resistors. Thus, the device will power up into the disconnect state.

## Outline Diagrams

## 20-Pin SOG

Dimensions are in millimeters.
Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Legerity Sales Representative.


5-4414 (F)

| Package Description | Number of <br> Pins <br> (N) | Maximum <br> Length <br> (L) | Maximum <br> Width Without <br> Leads <br> (B) | Maximum <br> Width <br> Including <br> Leads <br> (W) | Maximum <br> Height <br> Above <br> Board <br> (H) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOG (Small Outline Gull-Wing) |  |  | 7.62 | 10.64 | 2.67 |

## Outline Diagrams (continued)

## 28-Pin SOG

Dimensions are in millimeters.
Note: The dimensions in this outline diagram are intended for informational purposes only. For detailed schematics to assist your design efforts, please contact your Legerity Sales Representative.


5-4414 (F)

| Package Description | Number of <br> Pins <br> (N) | Maximum <br> Length <br> (L) | Maximum <br> Width Without <br> Leads <br> (B) | Maximum <br> Width <br> Including <br> Leads <br> (W) | Maximum <br> Height <br> Above <br> Board <br> (H) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SOG (Small Outline Gull-Wing) | 28 | 18.11 | 7.62 | 10.64 | 2.67 |

## Ordering Information

| Device Part Number | Description | Package | Comcode |
| :---: | :---: | :---: | :---: |
| LULC8583DEY-D | Line Card Access Switch | 20-Pin SOG, <br> Dry-bagged | 109058099 |
| LULC8583DEY-DT | Line Card Access Switch | 20-Pin SOG, <br> Dry-bagged, <br> Tape and reel* | 109058115 |
| AGRL8583DAJ-D | Line Card Access Switch | 28-Pin SOG, <br> Dry-bagged | 700024229 |
| AGRL8583DAJ-DT | Line Card Access Switch | 28-Pin SOG, <br> Dry-bagged, <br> Tape and reel* | 700024230 |

* Devices on tape and reel must be ordered in 1000-piece increments.
P.O. Box 18200

Austin, Texas 78760-8200
Telephone: (512) 228-5400
Fax: (512) 228-5508
North America Toll Free: (800) 432-4009

To contact the Legerity Sales Office nearest you, or to download or order product literature, visit our website at www.legerity.com.

To order literature in North America, call:
(800) 432-4009, ext. 75592
or email:
americalit@legerity.com
To order literature in Europe or Asia, call:

44-0-1179-341607
or email:
Europe —eurolit@legerity.com
Asia—asialit@legerity.com


[^0]:    * $u=75 \mathrm{~K}$ typical pull-up resistor.
    $d=75 \mathrm{~K}$ typical pull-down resistor.

[^1]:    * Applied voltage is $100 \mathrm{Vp}-\mathrm{p}$ square wave at 100 Hz .

[^2]:    * This parameter is not tested in production. Choice of secondary protector should ensure this rating is not exceeded.
    $\dagger$ Applied voltage is 100 Vp -p square wave at 100 Hz .

[^3]:    * Choice of secondary protector and series current-limit resistor should ensure these ratings are not exceeded.
    $\dagger$ Applied voltage is $100 \mathrm{Vp}-\mathrm{p}$ square wave at 100 Hz .

[^4]:    * Choice of secondary protector and series current-limit resistor should ensure these ratings are not exceeded.
    $\dagger$ Applied voltage is $100 \mathrm{Vp}-\mathrm{p}$ square wave at 100 Hz .

[^5]:    * This parameter is not tested in production. Choice of secondary protector should ensure this rating is not exceeded
    † Applied voltage is $100 \mathrm{Vp}-\mathrm{p}$ square wave at 100 Hz .

