128Mbit DDR SDRAM

2M x 16Bit x 4 Banks
Double Data Rate Synchronous DRAM

Revision 0.3

December 2002

Revision History

Revision 0.3 (December 3, 2002) - *Target Spec*
• Typo corrected

Revision 0.2 (November 12, 2002) - *Target Spec*
• Changed tPDEX of K4D261638E-TC33/36/40/50 from 1tCK+tIS to 3tCK+tIS

Revision 0.1 (November 7, 2002) - *Target Spec*
• Changed tCK(max) of K4D261638E-TC33 from 4ns to 10ns
• Changed tCK(max) of K4D261638E-TC36 from 6ns to 10ns
• Typo corrected

Revision 0.0 (October 28, 2002) - *Target Spec*
• Defined Target Specification

SAMSUNG
ELECTRONICS

2M x 16Bit x 4 Banks Double Data Rate Synchronous DRAM
with Bi-directional Data Strobe and DLL

FEATURES

- 2.5V ± 5% power supply for device operation
- 2.5V ± 5% power supply for I/O interface
- SSTL_2 compatible inputs/outputs
- 4 banks operation
- MRS cycle with address key programs
    - -. Read latency 3, 4 (clock)
    - -. Burst length (2, 4 and 8)
    - -. Burst type (sequential & interleave)
- All inputs except data & DM are sampled at the positive going edge of the system clock
- Differential clock input
- No Wrtie-Interrupted by Read Function

- 2 DQS' s (1DQS / Byte)
- Data I/O transactions on both edges of Data strobe
- DLL aligns DQ and DQS transitions with Clock transition
- Edge aligned data & data strobe output
- Center aligned data & data strobe input
- DM for write masking only
- Auto & Self refresh
- 32ms refresh period (4K cycle)
- 66pin TSOP-II
- Maximum clock frequency up to 300MHz
- Maximum data rate up to 600Mbps/pin

ORDERING INFORMATION

Part NO.	Max Freq.	Max Data Rate	Interface	Package
K4D261638E-TC33	300MHz	600Mbps/pin		
K4D261638E-TC36	275MHz	550Mbps/pin	SSTL_2	66pin TSOP-II
K4D261638E-TC40	250MHz	500Mbps/pin		
K4D261638E-TC50	200MHz	400Mbps/pin		

GENERAL DESCRIPTION

FOR 2M x 16Bit x 4 Bank DDR SDRAM

The K4D261638E is 134,217,728 bits of hyper synchronous data rate Dynamic RAM organized as 4 x 2.097,152 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous features with Data Strobe allow extremely high performance up to 1.2GB/s/chip. I/O transactions are possible on both edges of the clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the device to be useful for a variety of high performance memory system applications.

PIN CONFIGURATION (Top View)

Pin	Left		Right	Pin
1	V_{DD}		V_{SS}	66
2	DQ_0		DQ_{15}	65
3	V_{DDQ}		V_{SSQ}	64
4	DQ_1		DQ_{14}	63
5	DQ_2		DQ_{13}	62
6	V_{SSQ}		V_{DDQ}	61
7	DQ_3		DQ_{12}	60
8	DQ_4		DQ_{11}	59
9	V_{DDQ}		V_{SSQ}	58
10	DQ_5		DQ_{10}	57
11	DQ_6		DQ_9	56
12	V_{SSQ}		V_{DDQ}	55
13	DQ_7		DQ_8	54
14	NC		NC	53
15	V_{DDQ}		V_{SSQ}	52
16	LDQS		UDQS	51
17	NC		NC	50
18	V_{DD}		V_{REF}	49
19	NC		V_{SS}	48
20	LDM		UDM	47
21	$\overline{WE}$		$\overline{CK}$	46
22	$\overline{CAS}$		CK	45
23	$\overline{RAS}$		CKE	44
24	$\overline{CS}$		NC	43
25	NC		NC	42
26	BA_0		A_{11}	41
27	BA_1		A_9	40
28	AP/A_{10}		A_8	39
29	A_0		A_7	38
30	A_1		A_6	37
31	A_2		A_5	36
32	A_3		A_4	35
33	V_{DD}		V_{SS}	34

66 PIN TSOP(II)
(400mil x 875mil)
(0.65 mm Pin Pitch)

PIN DESCRIPTION

$CK, \overline{CK}$	Differential Clock Input	BA_0, BA_1	Bank Select Address
CKE	Clock Enable	$A_0 \sim A_{11}$	Address Input
$\overline{CS}$	Chip Select	$DQ_0 \sim DQ_{15}$	Data Input/Output
$\overline{RAS}$	Row Address Strobe	V_{DD}	Power
$\overline{CAS}$	Column Address Strobe	V_{SS}	Ground
WE	Write Enable	V_{DDQ}	Power for DQ's
L(U)DQS	Data Strobe	V_{SSQ}	Ground for DQ's
L(U)DM	Data Mask	NC	No Connection
RFU	Reserved for Future Use		

INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Symbol	Type	Function
CK, $\overline{\text{CK}}$*1	Input	The differential system clock Input. All of the inputs are sampled on the rising edge of the clock except DQ's and DM's that are sampled on both edges of the DQS.
CKE	Input	Activates the CK signal when high and deactivates the $\overline{\text{CK}}$ signal when low. By deactivating the clock, CKE low indicates the Power down mode or Self refresh mode.
$\overline{\text{CS}}$	Input	$\overline{\text{CS}}$ enables the command decoder when low and disabled the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}$	Input	Latches row addresses on the positive going edge of the CK with $\overline{\text{RAS}}$ low. Enables row access & precharge.
$\overline{\text{CAS}}$	Input	Latches column addresses on the positive going edge of the CK with $\overline{\text{CAS}}$ low. Enables column access.
$\overline{\text{WE}}$	Input	Enables write operation and row precharge. Latches data in starting from $\overline{\text{CAS}}$, $\overline{\text{WE}}$ active.
LDQS,UDQS	Input/Output	Data input and output are synchronized with both edge of DQS. For the x16, LDQS corresponds to the data on DQ0-DQ7 ; UDQS corresponds to the data on DQ8-DQ15.
LDM,UDM	Input	Data in Mask. Data In is masked by DM Latency=0 when DM is high in burst write. For the x16, LDM corresponds to the data on DQ0-DQ7 ; UDM correspons to the data on DQ8-DQ15.
$DQ_0 \sim DQ_{15}$	Input/Output	Data inputs/Outputs are multiplexed on the same pins.
BA_0, BA_1	Input	Selects which bank is to be active.
$A_0 \sim A_{11}$	Input	Row/Column addresses are multiplexed on the same pins. Row addresses : $RA_0 \sim RA_{11}$, Column addresses : $CA_0 \sim CA_8$.
V_{DD}/V_{SS}	Power Supply	Power and ground for the input buffers and core logic.
V_{DDQ}/V_{SSQ}	Power Supply	Isolated power supply and ground for the output buffers to provide improved noise immunity.
V_{REF}	Power Supply	Reference voltage for inputs, used for SSTL interface.
NC/RFU	No connection/ Reserved for future use	This pin is recommended to be left "No connection" on the device

*1 : The timing reference point for the differential clocking is the cross point of CK and $\overline{\text{CK}}$.
     For any applications using the single ended clocking, apply V_{REF} to $\overline{\text{CK}}$ pin.

## BLOCK DIAGRAM (2Mbit x 16I/O x 4 Bank)

FUNCTIONAL DESCRIPTION

• Power-Up Sequence

DDR SDRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.

1. Apply power and keep CKE at low state (All other inputs may be undefined)
   - Apply VDD before VDDQ .
   - Apply VDDQ before VREF & VTT
2. Start clock and maintain stable condition for minimum 200us.
3. The minimum of 200us after stable power and clock(CK,$\overline{CK}$), apply NOP and take CKE to be high .
4. Issue precharge command for all banks of the device.
5. Issue a EMRS command to enable DLL
[1] 6. Issue a MRS command to reset DLL. The additional 200 clock cycles are required to lock the DLL.
[1,2] 7. Issue precharge command for all banks of the device.
8. Issue at least 2 or more auto-refresh commands.
9. Issue a mode register set command with A8 to low to initialize the mode register.

 [1] The additional 200cycles of clock input is required to lock the DLL after enabling DLL.
 [2] Sequence of 6&7 is regardless of the order.

Power up & Initialization Sequence

MODE REGISTER SET(MRS)

The mode register stores the data for controlling the various operating modes of DDR SDRAM. It programs $\overline{CAS}$ latency, addressing mode, burst length, test mode, DLL reset and various vendor specific options to make DDR SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after EMRS setting for proper operation. The mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$(The DDR SDRAM should be in active mode with CKE already high prior to writing into the mode register). The state of address pins $A_0 \sim A_{11}$ and BA_0, BA_1 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ going low is written in the mode register. Minimum two clock cycles are requested to complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on functionality. The burst length uses $A_0 \sim A_2$, addressing mode uses A_3, $\overline{CAS}$ latency(read latency from column address) uses $A_4 \sim A_6$. A_7 is used for test mode. A_8 is used for DLL reset. A_7, A_8, BA_0 and BA_1 must be set to low for normal MRS operation. Refer to the table for specific codes for various burst length, addressing modes and $\overline{CAS}$ latencies.

BA₁	BA₀	A₁₁	A₁₀	A₉	A₈	A₇	A₆	A₅	A₄	A₃	A₂	A₁	A₀	Address Bus

RFU	0	RFU			DLL	TM	CAS Latency			BT	Burst Length			Mode Register

DLL

A₈	DLL Reset
0	No
1	Yes

Test Mode

A₇	mode
0	Normal
1	Test

Burst Type

A₃	Type
0	Sequential
1	Interleave

BA₀	Aₙ ~ A₀
0	MRS
1	EMRS

* RFU(Reserved for future use) should stay "0" during MRS cycle.

CAS Latency

A₆	A₅	A₄	Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	Reserved
0	1	1	3
1	0	0	4
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Burst Length

| A₂	A₁	A₀	Burst Type	
			Sequential	Interleave
0	0	0	Reserve	Reserve
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserve	Reserve
1	0	1	Reserve	Reserve
1	1	0	Reserve	Reserve
1	1	1	Reserve	Reserve

MRS Cycle

*1 : MRS can be issued only at all banks precharge state.

*2 : Minimum t_{RP} is required to issue MRS command.

EXTENDED MODE REGISTER SET(EMRS)

The extended mode register stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore the extened mode register must be written after power up for enabling or disabling DLL. The extended mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and high on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0, A2 ~ A5, A7 ~ A11 and BA1 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ going low are written in the extended mode register. A1 and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. All the other address pins except A0,A1,A6 and BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.

BA$_1$	BA$_0$	A$_{11}$	A$_{10}$	A$_9$	A$_8$	A$_7$	A$_6$	A$_5$	A$_4$	A$_3$	A$_2$	A$_1$	A$_0$	Address Bus
RFU	1			RFU			D.I.C			RFU		D.I.C	DLL	Extended Mode Register

BA$_0$	A$_n$ ~ A$_0$
0	MRS
1	EMRS

A$_6$	A$_1$	Output Driver Impedence Control
0	1	Weak
1	1	Matched

A$_0$	DLL Enable
0	Enable
1	Disable

*1 : RFU(Reserved for future use) should stay "0" during EMRS cycle.

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-0.5 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DD}	-1.0 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DDQ}	-0.5 ~ 3.6	V
Storage temperature	T_{STG}	-55 ~ +150	°C
Power dissipation	P_D	2.0	W
Short circuit current	I_{OS}	50	mA

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

POWER & DC OPERATING CONDITIONS(SSTL_2 In/Out)

Recommended operating conditions(Voltage referenced to V_{SS}=0V, T_A=0 to 65°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Device Supply voltage	V_{DD}	2.375	2.50	2.625	V	1
Output Supply voltage	V_{DDQ}	2.375	2.50	2.625	V	1
Reference voltage	V_{REF}	0.49*V_{DDQ}	-	0.51*V_{DDQ}	V	2
Termination voltage	V_{tt}	V_{REF}-0.04	V_{REF}	V_{REF}+0.04	V	3
Input logic high voltage	$V_{IH(DC)}$	V_{REF}+0.15	-	V_{DDQ}+0.30	V	4
Input logic low voltage	$V_{IL(DC)}$	-0.30	-	V_{REF}-0.15	V	5
Output logic high voltage	V_{OH}	V_{tt}+0.76	-	-	V	I_{OH}=-15.2mA
Output logic low voltage	V_{OL}	-	-	V_{tt}-0.76	V	I_{OL}=+15.2mA
Input leakage current	I_{IL}	-5	-	5	uA	6
Output leakage current	I_{OL}	-5	-	5	uA	6

Note : 1. Under all conditions V_{DDQ} must be less than or equal to V_{DD}.
     2. V_{REF} is expected to equal 0.50*V_{DDQ} of the transmitting device and to track variations in the DC level of the same. Peak to peak noise on the V_{REF} may not exceed + 2% of the DC value. Thus, from 0.50*V_{DDQ}, V_{REF} is allowed + 25mV for DC error and an additional +25mV for AC noise.
     3. V_{tt} of the transmitting device must track V_{REF} of the receiving device.
     4. V_{IH}(max.)= V_{DDQ} +1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
     5. V_{IL}(mim.)= -1.5V for a pulse width and it can not be greater than 1/3 of the cycle rate.
     6. For any pin under test input of 0V $\leq$ V_{IN} $\leq$ V_{DD} is acceptable. For all other pins that are not under test V_{IN}=0V.

DC CHARACTERISTICS

Recommended operating conditions Unless Otherwise Noted, T_A=0 to 65°C)

Parameter	Symbol	Test Condition	Version				Unit	Note
			-33	-36	-40	-50		
Operating Current (One Bank Active)	I_{CC1}	Burst Lenth=2 $t_{RC} \geq t_{RC}$(min) I_{OL}=0mA, t_{CC}= t_{CC}(min)	TBD	TBD	TBD	TBD	mA	1
Precharge Standby Current in Power-down mode	I_{CC2P}	CKE ≤ V_{IL}(max), t_{CC}= t_{CC}(min)	TBD	TBD	TBD	TBD	mA	
Precharge Standby Current in Non Power-down mode	I_{CC2N}	CKE ≥ V_{IH}(min), CS ≥ V_{IH}(min), t_{CC}= t_{CC}(min)	TBD	TBD	TBD	TBD	mA	
Active Standby Current power-down mode	I_{CC3P}	CKE ≤ V_{IL}(max), t_{CC}= t_{CC}(min)	TBD	TBD	TBD	TBD	mA	
Active Standby Current in in Non Power-down mode	I_{CC3N}	CKE ≥ V_{IH}(min), CS ≥ V_{IH}(min), t_{CC}= t_{CC}(min)	TBD	TBD	TBD	TBD	mA	
Operating Current (Burst Mode)	I_{CC4}	$t_{RC} \geq t_{RFC}$(min)$t_{RC} \geq t_{RFC}$(min) Page Burst, All Banks activated.	TBD	TBD	TBD	TBD	mA	
Refresh Current	I_{CC5}	$t_{RC} \geq t_{RFC}$(min)	TBD	TBD	TBD	TBD	mA	2
Self Refresh Current	I_{CC6}	CKE ≤ 0.2V	TBD	TBD	TBD	TBD	mA	

Note : 1. Measured with outputs open.
   2. Refresh period is 32ms.

AC INPUT OPERATING CONDITIONS

Recommended operating conditions(Voltage referenced to V_{SS}=0V, V_{DD}=2.5V$\pm$5%, V_{DDQ}=2.5V$\pm$5%,T_A=0 to 65°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Input High (Logic 1) Voltage; DQ	V_{IH}	V_{REF}+0.35	-	-	V	
Input Low (Logic 0) Voltage; DQ	V_{IL}	-	-	V_{REF}-0.35	V	
Clock Input Differential Voltage; CK and $\overline{CK}$	V_{ID}	0.7	-	V_{DDQ}+0.6	V	1
Clock Input Crossing Point Voltage; CK and $\overline{CK}$	V_{IX}	0.5*V_{DDQ}-0.2	-	0.5*V_{DDQ}+0.2	V	2

Note : 1. V_{ID} is the magnitude of the difference between the input level on CK and the input level on $\overline{CK}$
         2. The value of V_{IX} is expected to equal 0.5*V_{DDQ} of the transmitting device and must track variations in the DC level of the same

AC OPERATING TEST CONDITIONS (V$_{DD}$=2.5V$\pm$5%, T$_A$= 0 to 65°C)

Parameter	Value	Unit	Note
Input reference voltage for CK(for single ended)	0.50*V$_{DDQ}$	V	
CK and $\overline{CK}$ signal maximum peak swing	1.5	V	
CK signal minimum slew rate	1.0	V/ns	
Input Levels(V$_{IH}$/V$_{IL}$)	V$_{REF}$+0.35/V$_{REF}$-0.35	V	
Input timing measurement reference level	V$_{REF}$	V	
Output timing measurement reference level	V$_{tt}$	V	
Output load condition	See Fig.1		

(Fig. 1) Output Load Circuit

CAPACITANCE (V$_{DD}$=2.5V, T$_A$= 25°C, f=1MHz)

Parameter	Symbol	Min	Max	Unit
Input capacitance(CK, $\overline{CK}$)	C$_{IN1}$	1.0	5.0	pF
Input capacitance(A$_0$~A$_{11}$, BA$_0$~BA$_1$)	C$_{IN2}$	1.0	4.0	pF
Input capacitance (CKE, $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$)	C$_{IN3}$	1.0	4.0	pF
Data & DQS input/output capacitance(DQ$_0$~DQ$_{15}$)	C$_{OUT}$	1.0	6.5	pF
Input capacitance(DM0 ~ DM3)	C$_{IN4}$	1.0	6.5	pF

DECOUPLING CAPACITANCE GUIDE LINE

Recommended decoupling capacitance added to power line at board.

Parameter	Symbol	Value	Unit
Decoupling Capacitance between V$_{DD}$ and V$_{SS}$	C$_{DC1}$	0.1 + 0.01	uF
Decoupling Capacitance between V$_{DDQ}$ and V$_{SSQ}$	C$_{DC2}$	0.1 + 0.01	uF

Note : 1. V$_{DD}$ and V$_{DDQ}$ pins are separated each other.
All V$_{DD}$ pins are connected in chip. All V$_{DDQ}$ pins are connected in chip.
2. V$_{SS}$ and V$_{SSQ}$ pins are separated each other
All V$_{SS}$ pins are connected in chip. All V$_{SSQ}$ pins are connected in chip.

AC CHARACTERISTICS

Parameter		Symbol	-33		-36		-40		-50		Unit	Note
			Min	Max	Min	Max	Min	Max	Min	Max		
CK cycle time	CL=3	tCK	-	10	-	10	4.0	10	5.0	10	ns	
	CL=4		3.3		3.6		-		-		ns	
CK high level width		tCH	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
CK low level width		tCL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tCK	
DQS out access time from CK		tDQSCK	-0.6	0.6	-0.6	0.6	-0.6	0.6	-0.7	0.7	ns	
Output access time from CK		tAC	-0.6	0.6	-0.6	0.6	-0.6	0.6	-0.7	0.7	ns	
Data strobe edge to Dout edge		tDQSQ	-	0.35	-	0.40	-	0.4	-	0.45	ns	1
Read preamble		tRPRE	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	tCK	
Read postamble		tRPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
CK to valid DQS-in		tDQSS	0.85	1.15	0.85	1.15	0.85	1.15	0.8	1.2	tCK	
DQS-In setup time		tWPRES	0	-	0	-	0	-	0	-	ns	
DQS-in hold time		tWPREH	0.35	-	0.35	-	0.35	-	0.3	-	tCK	
DQS write postamble		tWPST	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-In high level width		tDQSH	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
DQS-In low level width		tDQSL	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tCK	
Address and Control input setup		tIS	0.9	-	0.9	-	0.9	-	1.0	-	ns	
Address and Control input hold		tIH	0.9	-	0.9	-	0.9	-	1.0	-	ns	
DQ and DM setup time to DQS		tDS	0.35	-	0.40	-	0.4	-	0.45	-	ns	
DQ and DM hold time to DQS		tDH	0.35	-	0.40	-	0.4	-	0.45	-	ns	
Clock half period		tHP	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	tCLmin or tCHmin	-	ns	1
Data output hold time from DQS		tQH	tHP-0.35	-	tHP-0.4	-	tHP-0.4	-	tHP-0.45	-	ns	1

Note 1 :

 - The JEDEC DDR specification currently defines the output data valid window(tDV) as the time period when the data
   strobe and all data associated with that data strobe are coincidentally valid.

  - The previously used definition of tDV(=0.35tCK) artificially penalizes system timing budgets by assuming the worst case

   output vaild window even then the clock duty cycle applied to the device is better than 45/55%

 - A new AC timing term, tQH which stands for data output hold time from DQS is difined to account for clock duty cycle
   variation and replaces tDV

 - tQHmin = tHP-X where

   . tHP=Minimum half clock period for any given cycle and is defined by clock high or clock low time(tCH,tCL)

   . X=A frequency dependent timing allowance account for tDQSQmax

AC CHARACTERISTICS (I)

Parameter	Sym-bol	-33		-36		-40		-50		Unit	Note
		Min	Max	Min	Max	Min	Max	Min	Max		
Row cycle time	tRC	13	-	13	-	13	-	12	-	tCK	
Refresh row cycle time	tRFC	15	-	15	-	15	-	14	-	tCK	
Row active time	tRAS	9	100K	9	100K	9	100K	8	100K	tCK	
RAS to CAS delay for Read	tRCDRD	4	-	4	-	4	-	4	-	tCK	
RAS to CAS delay for Write	tRCDWR	2	-	2	-	2	-	2	-	tCK	
Row precharge time	tRP	4	-	4	-	4	-	4	-	tCK	
Row active to Row active	tRRD	3	-	3	-	3	-	3	-	tCK	
Last data in to Row precharge @Normal Precharge	tWR	3	-	3	-	3	-	3	-	tCK	1
Last data in to Row precharge @Auto Precharge	tWR_A	3	-	3	-	3	-	3	-	tCK	1
Last data in to Read command	tCDLR	3	-	2	-	2	-	2	-	tCK	1
Col. address to Col. address	tCCD	1	-	1	-	1	-	1	-	tCK	
Mode register set cycle time	tMRD	2	-	2	-	2	-	2	-	tCK	
Auto precharge write recovery + Precharge	tDAL	7	-	7	-	7	-	7	-	tCK	
Exit self refresh to read command	tXSR	200	-	200	-	200	-	200	-	tCK	
Power down exit time	tPDEX	3tCK+tIS	-	3tCK+tIS	-	3tCK+tIS	-	3tCK+tIS	-	ns	
Refresh interval time	tREF	7.8	-	7.8	-	7.8	-	7.8	-	us	

Note : 1. For normal write operation, even numbers of Din are to be written inside DRAM

AC CHARACTERISTICS (II)

(Unit : Number of Clock)

K4D261638E-TC33

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
300MHz (3.3ns)	4	13	15	9	4	2	4	3	7	tCK
275MHz (3.6ns)	4	13	15	9	4	2	4	3	7	tCK
250MHz (4.0ns)	3	13	15	9	4	2	4	3	7	tCK
200MHz (5.0ns)	3	12	14	8	4	2	4	3	7	tCK

K4D261638E-TC36

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
275MHz (3.6ns)	4	13	15	9	4	2	4	3	7	tCK
250MHz (4.0ns)	3	13	15	9	4	2	4	3	7	tCK
200MHz (5.0ns)	3	12	14	8	4	2	4	3	7	tCK

K4D261638E-TC40

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
250MHz (4.0ns)	3	13	15	9	4	2	4	3	7	tCK
200MHz (5.0ns)	3	12	14	8	4	2	4	3	7	tCK

K4D261638E-TC50

Frequency	Cas Latency	tRC	tRFC	tRAS	tRCDRD	tRCDWR	tRP	tRRD	tDAL	Unit
200MHz (5.0ns)	3	12	14	8	4	2	4	3	7	tCK

Simplified Timing @ BL=4

Normal Write Burst (@ BL=4)

Multi Bank Interleaving Write Burst (@ BL=4)

SAMSUNG
ELECTRONICS

PACKAGE DIMENSIONS (66pin TSOP-II)

Units : Millimeters

NOTE
1. ( ) IS REFERENCE
2. [ ] IS ASS'Y OUT QUALITY