2 x 12 W hi-fi audio power amplifiers with mute

TDA2616/TDA2616Q

FEATURES

- Requires very few external components
- No switch-on/switch-off clicks
- Input mute during switch-on and switch-off
- Low offset voltage between output and ground
- Excellent gain balance of both amplifiers
- Hi-fi in accordance with IEC 268 and DIN 45500
- Short-circuit proof and thermal protected
- Mute possibility.

GENERAL DESCRIPTION

The TDA2616 and TDA2616Q are dual power amplifiers. The TDA2616 is supplied in a 9-lead single-in-line (SIL9) plastic power package (SOT131), while the TDA2616Q is supplied in a 9-lead SIL-bent-to-DIL plastic power package (SOT157). They have been especially designed for mains fed applications, such as stereo radio and stereo TV.

QUICK REFERENCE DATA

Stereo application

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\pm V_P$	supply voltage range		7.5	–	21	V
P_O	output power	$V_P = \pm 16$ V; THD = 0.5%	–	12	–	W
G_v	internal voltage gain		–	30	–	dB
$\lvert G_v \rvert$	channel unbalance		–	0.2	–	dB
α	channel separation		–	70	–	dB
SVRR	supply voltage ripple rejection		–	60	–	dB
V_{no}	noise output voltage		–	70	–	μV

ORDERING INFORMATION

EXTENDED TYPE NUMBER	PACKAGE			
	PINS	PIN POSITION	MATERIAL	CODE
TDA2616	9	SIL	plastic	SOT131[1]
TDA2616Q	9	SIL-bent-to-DIL	plastic	SOT157[2]

Notes

1. SOT131-2; 1996 August 27.
2. SOT157-2; 1996 August 27.



Fig.1 Block diagram.

PINNING

SYMBOL	PIN	DESCRIPTION
–INV1	1	non-inverting input 1
MUTE	2	mute input
1/2V_P/GND	3	1/2 supply voltage or ground
OUT1	4	output 1
$-V_P$	5	supply voltage (negative)
OUT2	6	output 2
$+V_P$	7	supply voltage (positive)
INV1, 2	8	inverting inputs 1 and 2
–INV2	9	non-inverting input 2



Fig.2 Pin configuration.

FUNCTIONAL DESCRIPTION

The TDA2616 is a hi-fi stereo amplifier designed for mains fed applications, such as stereo radio and TV. The circuit is optimally designed for symmetrical power supplies, but is also well-suited to asymmetrical power supply systems.

An output power of 2 × 12 W (THD = 0.5%) can be delivered into an 8 Ω load with a symmetrical power supply of ±16 V. The gain is internally fixed at 30 dB, thus offering a low gain spread and a very good gain balance between the two amplifiers (0.2 dB).

A special feature is the input mute circuit. This circuit disconnects the non-inverting inputs when the supply voltage drops below ±6 V, while the amplifier still retains its DC operating adjustment. The circuit features suppression of unwanted signals at the inputs, during switch-on and switch-off.

The mute circuit can also be activated via pin 2. When a current of 300 μA is present at pin 2, the circuit is in the mute condition.

The device is provided with two thermal protection circuits. One circuit measures the average temperature of the crystal and the other measures the momentary temperature of the power transistors. These control circuits attack at temperatures in excess of +150 °C, so a crystal operating temperature of max. +150 °C can be used without extra distortion.

With the derating value of 2.5 K/W, the heatsink can be calculated as follows:

at R_L = 8 Ω and V_P = ±16 V, the measured maximum dissipation is 14.6 W.

With a maximum ambient temperature of +65 °C, the thermal resistance of the heatsink is:

$$R_{th} = \frac{150 - 65}{14.6} - 2.5 = 3.3 \text{ K/W}.$$

The internal metal block has the same potential as pin 5.

LIMITING VALUES

In accordance with the Absolute maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
$\pm V_P$	supply voltage		–	21	V
I_{OSM}	non-repetitive peak output current		–	4	A
P_{tot}	total power dissipation	see Fig.3	–	25	W
T_{stg}	storage temperature range		–55	+150	°C
T_{XTAL}	crystal temperature		–	+150	°C
T_{amb}	ambient operating temperature range		–25	150	°C
t_{sc}	short circuit time	short-circuit to ground; note 1	–	1	h

Note to the limiting values

1. For asymmetrical power supplies (with the load short-circuited), the maximum unloaded supply voltage is limited to $V_P = 28$ V and with an internal supply resistance of $R_S \geq 4\ \Omega$, the maximum unloaded supply voltage is limited to 32 V **(with the load short-circuited)**. For symmetrical power supplies the circuit is short-circuit-proof up to $V_P = \pm 21$ V.



Fig.3 Power derating curve.

THERMAL RESISTANCE

SYMBOL	PARAMETER	THERMAL RESISTANCE
$R_{th\ j\text{-}a}$	from junction to ambient in free air	2.5 K/W

CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
$\pm V_P$	supply voltage range		–	16	21	V
I_{ORM}	repetitive peak output current		–	2.2	–	A
Operating position; note 1						
$\pm V_P$	supply voltage range		7.5	16	21	V
I_P	total quiescent current	$R_L = \infty$	18	40	70	mA
P_O	output power					
		THD = 0.5%	10	12	–	W
		THD = 10%	12	15	–	W
THD	total harmonic distortion	P_O = 6 W	–	0.15	0.2	%
B	power bandwidth	THD = 0.5%; note 2	–	20 to 20 000	–	Hz
G_v	voltage gain		29	30	31	dB
$\lvert G_v \rvert$	gain unbalance		–	0.2	1	dB
V_{no}	noise output voltage	note 3	–	70	140	μV
$\lvert Z_i \rvert$	input impedance		14	20	26	kΩ
SVRR	supply voltage ripple rejection	note 4	40	60	–	dB
α	channel separation	R_S = 0	46	70	–	dB
I_{bias}	input bias current		–	0.3	–	μA
$\lvert \Delta V_{GND} \rvert$	DC output offset voltage		–	30	200	mV
$\lvert \Delta V_{4-6} \rvert$	DC output offset voltage	between two channels	–	4	150	mV
MUTE POSITION (AT $I_{MUTE} \geq 300$ μA)						
V_O	output voltage	V_I = 600 mV	–	0.3	1.0	mV
Z_{2-7}	mute input impedance	note 7	6.7	9	11.3	kΩ
I_P	total quiescent current	$R_L = \infty$	18	40	70	mA
V_{no}	noise output voltage	note 3	–	70	140	μV
SVRR	supply voltage ripple rejection	note 4	40	55	–	dB
$\lvert \Delta V_{GND} \rvert$	DC output offset voltage		–	40	200	mV
$\lvert \Delta V_{off} \rvert$	offset voltage with respect to operating position		–	4	150	mV
I_2	current if pin 2 is connected to pin 5		–	–	8.2	mA
Mute position; note 5						
$\pm V_P$	supply voltage range		2	–	5.8	V
I_P	total quiescent current	$R_L = \infty$	9	30	40	mA
V_O	output voltage	V_I = 600 mV	–	0.3	1.0	mV
V_{no}	noise output voltage	note 3	–	70	140	μV
SVRR	supply voltage ripple rejection	note 4	40	55	–	dB

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$\lvert\Delta V_{GND}\rvert$	DC output offset voltage		–	40	200	mV
Operating position; note 6						
I_P	total quiescent current		18	40	70	mA
P_O	output power					
		THD = 0.5%	5	6	–	W
		THD = 10%	6.5	8	–	W
		THD = 0.5%; R_L = 4 Ω	–	10	–	W
		THD = 10%; R_L = 4 Ω	–	14	–	W
THD	total harmonic distortion	P_O = 4 W	–	0.13	0.2	%
B	power bandwidth	THD = 0.5%; note 2	–	40 to 20 000	–	Hz
G_v	voltage gain		29	30	31	dB
$\lvert G_v\rvert$	gain unbalance		–	0.2	1	dB
V_{no}	noise output voltage	note 3	–	70	140	μV
$\lvert Z_i\rvert$	input impedance		14	20	26	kΩ
SVRR	supply voltage ripple rejection		35	44	–	dB
α	channel separation		–	45	–	dB
MUTE POSITION ($I_{MUTE} \geq 300$ μA)						
V_O	output voltage	V_I = 600 mV	–	0.3	1.0	mV
Z_{2-7}	mute input impedance	note 7	6.7	9	11.3	kΩ
I_P	total quiescent current		18	40	70	mA
V_{no}	noise output voltage	note 3	–	70	140	μV
SVRR	supply voltage ripple rejection	note 4	35	44	–	dB
$\lvert\Delta V_{off}\rvert$	offset voltage with respect to operating position		–	4	150	mV
I_2	current if pin 2 is connected to pin 5		–	–	8.2	mA

Notes to the characteristics

1. V_P = ±16 V; R_L = 8 Ω; T_{amb} = 25 °C; f = 1 kHz; symmetrical power supply I_{MUTE} < 30 μA. See Fig.4
2. The power bandwidth is measured at an output power of $P_{O\,max}$ – 3 dB
3. The noise output voltage (RMS value) is measured at R_S = 2 kΩ, unweighted (20 Hz to 20 kHz)
4. The ripple rejection is measured at R_S = 0 and f = 100 Hz to 20 kHz. The ripple voltage (200 mV) is applied in phase to the positive and the negative supply rails. With asymmetrical power supplies, the ripple rejection is measured at f = 1 kHz
5. ±V_P = 4 V; R_L = 8 Ω; T_{amb} = 25 °C; f = 1 kHz; symmetrical power supply. See Fig.4
6. V_P = 24 V; R_L = 8 Ω; T_{amb} = 25 °C; f = 1 kHz; asymmetrical power supply I_{MUTE} < 30 μA. See Fig.5
7. The internal network at pin 2 is a resistor devider of typical 4 kΩ and 5 kΩ to the positive supply rail. At the connection of the 4 kΩ and 5 kΩ resistor a zener diode of typical 6.6 V is also connected to the positive supply rail. The spread of the zener voltage is 6.1 to 7.1 V.



Fig.4 Test and application circuit with symmetrical power supply.



Fig.5 Test and application circuit with asymmetrical power supply.