

**MOTOROLA
SEMICONDUCTOR**

TECHNICAL DATA

Designer's Data Sheet

Power Field Effect Transistor
N-Channel Enhancement-Mode
Silicon Gate TMOS

3


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds — Switching Times Specified at 100°C
- Designer's Data — I_{DSS} , $V_{DS(on)}$, $V_{GS(th)}$ and SOA Specified at Elevated Temperature
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



MTM25N05
MTM25N06
MTP25N05
MTP25N06

TMOS POWER FETs
25 AMPERES
 $r_{DS(on)} = 0.08 \text{ OHM}$
50 and 60 VOLTS




MAXIMUM RATINGS

Rating	Symbol	MTM or MTP		Unit
		25N05	25N06	
Drain-Source Voltage	V_{DSS}	50	60	Vdc
Drain-Gate Voltage ($R_{GS} = 1 \text{ M}\Omega$)	V_{DGR}	50	60	Vdc
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \leq 50 \mu\text{s}$)	V_{GS} V_{GSM}	± 20 ± 40		Vdc Vpk
Drain Current — Continuous — Pulsed	I_D I_{DM}	25 80		Adc
Total Power Dissipation $\text{at } T_C = 25^\circ\text{C}$ Derate above 25°C	P_D	100 0.8		Watts W°C
Operating and Storage Temperature Range	T_J , T_{stg}	-65 to 150		°C

THERMAL CHARACTERISTICS

Thermal Resistance Junction to Case Junction to Ambient	$R_{\theta JC}$	1.25	°C/W
	$R_{\theta JA}$	30	
		62.5	
Maximum Lead Temperature for Soldering Purposes, 1.8" from case for 5 seconds	T_L	275	°C



MTM25N05
MTM25N06
CASE 1-04
TO-204AA



MTP25N05
MTP25N06
CASE 221A-04
TO-220AB

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. SOA Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design.

MTM/MTP25N05, 06

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Drain-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 0.25 \text{ mA}$)	$V_{(BR)DSS}$	50 60	— —	Vdc
Zero Gate Voltage Drain Current ($V_{DS} = \text{Rated } V_{DSS}$, $V_{GS} = 0$) ($V_{DS} = \text{Rated } V_{DSS}$, $V_{GS} = 0$, $T_J = 125^\circ\text{C}$)	I_{DSS}	— —	10 100	$\mu\text{A}/\text{dc}$
Gate-Body Leakage Current, Forward ($V_{GSF} = 20 \text{ Vdc}$, $V_{DS} = 0$)	I_{GSSF}	—	100	nAdc
Gate-Body Leakage Current, Reverse ($V_{GSR} = 20 \text{ Vdc}$, $V_{DS} = 0$)	I_{GSSR}	—	100	nAdc
ON CHARACTERISTICS*				
Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$) $T_J = 100^\circ\text{C}$	$V_{GS(\text{th})}$	2 1.5	4.5 4	Vdc
Static Drain Source On-Resistance ($V_{GS} = 10 \text{ Vdc}$, $I_D = 12.5 \text{ Adc}$)	$r_{DS(on)}$	—	0.08	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 25 \text{ Adc}$) ($I_D = 12.5 \text{ Adc}$, $T_J = 100^\circ\text{C}$)	$V_{DS(on)}$	— —	2.4 2	Vdc
Forward Transconductance ($V_{DS} = 15 \text{ V}$, $I_D = 12.5 \text{ A}$)	g_{FS}	6	—	mhos
DYNAMIC CHARACTERISTICS				
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$ $f = 1 \text{ MHz})$ See Figure 11	C_{iss}	—	1000
Output Capacitance		C_{oss}	—	600
Reverse Transfer Capacitance		C_{rss}	—	300
SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)				
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 0.5 \text{ Rated } I_D$ $R_{gen} = 50 \text{ ohms}$) See Figures 9, 13 and 14	$t_{d(on)}$	—	50
Rise Time		t_r	—	450
Turn-Off Delay Time		$t_{d(off)}$	—	100
Fall Time		t_f	—	200
Total Gate Charge	$(V_{DS} = 0.8 \text{ Rated } V_{DSS},$ $I_D = \text{Rated } I_D, V_{GS} = 10 \text{ V}$) See Figure 12	Q_g	60 (Typ)	150
Gate-Source Charge		Q_{gs}	32 (Typ)	—
Gate-Drain Charge		Q_{gd}	28 (Typ)	—
SOURCE DRAIN DIODE CHARACTERISTICS*				
Forward On-Voltage	$(I_S = \text{Rated } I_D$ $V_{GS} = 0)$	V_{SD}	1.4 (Typ)	2.5
Forward Turn-On Time		t_{on}	Limited by stray inductance	
Reverse Recovery Time		t_{rr}	300 (Typ)	—
INTERNAL PACKAGE INDUCTANCE (TO-204)				
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)	L_d	5 (Typ)	—	nH
Internal Source Inductance (Measured from the source pin, 0.25" from the package to the source bond pad)	L_s	12.5 (Typ)	—	
INTERNAL PACKAGE INDUCTANCE (TO-220)				
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	3.5 (Typ) 4.5 (Typ)	— —	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	7.5 (Typ)	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 2. Gate-Threshold Voltage Variation With Temperature




Figure 3. Transfer Characteristics




Figure 4. Breakdown Voltage Variation With Temperature




Figure 5. On-Resistance versus Drain Current




Figure 6. On-Resistance Variation With Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area




Figure 8. Maximum Rated Switching Safe Operating Area

3

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.

The power averaged over a complete switching cycle must be less than:

$$\frac{T_{J(max)} - T_C}{R_{\theta JC}}$$




Figure 9. Resistive Switching Time versus Gate Resistance




Figure 10. Thermal Response

MTM/MTP25N05, 06




Figure 11. Capacitance Variation




Figure 12. Gate Charge versus Gate-To-Source Voltage

RESISTIVE SWITCHING




Figure 13. Switching Test Circuit





Figure 14. Switching Waveforms

OUTLINE DIMENSIONS



STYLE 3
PIN 1 GATE
2 SOURCE
CASE DRAIN

CASE 1-04
TO-204AA

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M - 1982.
2. CONTROLLING DIMENSION INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY ANO
LEAD IRRIGULARITIES ARE ALLOWED.

CASE 221A-04
TO-220AB