

## CY7C1325H

# 4-Mbit (256 K × 18) Flow-Through Sync SRAM

#### Features

- 256 K × 18 common I/O
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V or 3.3 V I/O power supply (V<sub>DDQ</sub>)
- Fast clock-to-output times
- 6.5 ns (133 MHz version)
- Provide high performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel Pentium interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed write
- Asynchronous output enable
- Available in Pb-free 100-pin TQFP package
- "ZZ" sleep mode option


## **Functional Description**

The CY7C1325H is a 256 K × 18 synchronous cache RAM designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2 bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK). The synchronous inputs include <u>all</u> addresses, all data inputs, address-pipelining chip enable ( $\overline{CE}_1$ ), de<u>pth-expansion</u> chip <u>enables</u> ( $\overline{CE}_2$  and  $\overline{CE}_3$ ), burst control inputs (ADSC, ADSP, and ADV), write enables ( $\overline{BW}_{[A:B]}$ , and BWE), and global write ( $\overline{GW}$ ). Asynchronous inputs include the output enable ( $\overline{OE}$ ) and the ZZ pin.

The CY7C1325H allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence, while a LOW selects a linear burst sequence. Burst accesses can be initiated with the processor address strobe (ADSP) or the cache controller address strobe (ADSC) inputs.

Addresses and chip enables are registered <u>at rising</u> edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can <u>be</u> internally generated as controlled by the advance pin (ADV).

The CY7C1325H operates from a +3.3 V core power supply while all outputs may operate with either a +2.5 or +3.3 V supply. All inputs and outputs are JEDEC-standard JESD8-5-compatible.



## Logic Block Diagram



## Contents

Selection Guide	3
Pin Configurations	
Pin Definitions	
Functional Overview	5
Single Read Accesses	5
Single Write Accesses Initiated by ADSP	
Single Write Accesses Initiated by ADSC	5
Burst Sequences	5
Sleep Mode	
Interleaved Burst Address Table	6
Linear Burst Address Table	6
ZZ Mode Electrical Characteristics	6
Truth Table	7
Truth Table for Read/Write	8
Maximum Ratings	9
Operating Range	
Neutron Soft Error Immunity	

Electrical Characteristics	9
Capacitance	10
Thermal Resistance	
AC Test Loads and Waveforms	
Switching Characteristics	12
Timing Diagrams	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



## **Selection Guide**

Description	133 MHz	Unit
Maximum access time	6.5	ns
Maximum operating current	225	mA
Maximum standby current	40	mA

### **Pin Configurations**




Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout



## **Pin Definitions**

Name	I/O	Description					
A <sub>0</sub> , A <sub>1</sub> , A	Input- synchronous	Address inputs used to select one of the 256 K address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. A <sub>[1:0]</sub> feed the 2 bit counter.					
BW <sub>A,</sub> BW <sub>B</sub>	Input- synchronous	<b>Eyte write select inputs, active LOW</b> . Qualified with BWE to conduct byte writes to the SRAM. ampled on the rising edge of CLK.					
GW	Input- synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW <sub>[A:B]</sub> and BWE).					
BWE	Input- synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.					
CLK	Input-clock	<b>Clock input</b> . <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.					
CE <sub>1</sub>	Input- synchronous	<b>Chip enable 1 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select/deselect the device. ADSP is ignored if $\overline{CE}_1$ is HIGH. $\overline{CE}_1$ is sampled only when a new external address is loaded.					
CE <sub>2</sub>	Input- synchronous	<b>Chip enable 2 input, active HIGH</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_3$ to select/deselect the device. $CE_2$ is sampled only when a new external address is loaded.					
CE <sub>3</sub>	Input- synchronous	<b>Chip enable 3 input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $\overline{CE}_1$ and $\overline{CE}_2$ to select/deselect the device. $\overline{CE}_3$ is sampled only when a new external address is loaded.					
ŌĒ	Input- asynchronou s	<b>Output enable, asynchronous input, active LOW</b> . Controls the direction of the I/O pins. When LC the I/ <u>O pins</u> behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input d pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.					
ADV	Input- synchronous	Advance input signal, sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.					
ADSP	Input- synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.					
ADSC	Input- synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.					
ZZ	Input- asynchronou s	<b>ZZ</b> "sleep" input, active HIGH. When asserted HIGH places the device in a non-time-critical "sleep" condition with data integrity preserved.During normal operation, this pin has to be low or left floating. ZZ pin has an internal pull-down.					
DQs DQP <sub>A,</sub> DQP <sub>B</sub>	I/O- synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>[A:B]</sub> are placed in a tristate condition.					
V <sub>DD</sub>	Power supply	Power supply inputs to the core of the device.					
V <sub>SS</sub>	Ground	Ground for the core of the device.					
V <sub>DDQ</sub>	I/O power supply	Power supply for the I/O circuitry.					
MODE	Input- static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull-up.					
NC	_	No connects. Not Internally connected to the die.					



#### **Pin Definitions** (continued)

Name	I/O	Description
NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No connects</b> . Not internally connected to the die. NC/9M, NC/18M, NC/36M, NC/72M, NC/144M, NC/288M, NC/576M and NC/1G are address expansion pins that are not internally connected to the die.

#### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

The CY7C1325H supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486 processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user-selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\overline{BWE})$  and byte write select  $(\overline{BW}_{[A:B]})$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip selects ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

A single read access is initiated when the <u>following</u> conditions are satisfied at <u>clock</u> rise: (1) <u>CE</u><sub>1</sub>, CE<sub>2</sub>, and <del>CE</del><sub>3</sub> are all asserted active, and (2) <u>AD</u>SP or ADSC is asserted LOW (if the access is initiated by ADSC, the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst counter/control logic and presented to the memory core. If the <u>OE</u> input is asserted LOW, the requested data is available at the data <u>outputs</u>, a maximum to t<sub>CDV</sub> after clock rise. ADSP is ignored if <u>CE<sub>1</sub> is HIGH</u>.

#### Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $CE_1$ ,  $CE_2$ ,  $CE_3$  are all asserted active, and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and BW<sub>[A:B]</sub>) are ignored during this first clock cycle. If the write inputs are asserted active (see Write Cycle Descriptions table for appropriate states that indicate a write) on the next clock rise, the

appropriate data is latched and written into the device. Byte writes are allowed. During byte writes,  $BW_A$  controls  $DQ_A$  and  $BW_B$  controls  $DQ_B$ . All I/Os are tristated during a byte write.Since this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to  $DQ_s$ . As a safety precaution, the data lines are tristated after a write cycle is detected, regardless of the state of OE.

#### Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{\underline{CE}_3}$  are all asserted active, (2) ADSC is asserted LOW, (3) ADSP is deasserted HIGH, and (4) the write <u>input</u> signals (GW, <u>BWE</u>, and BW<sub>[A:B]</sub>) indicate a write access. ADSC is ignored if ADSP is active LOW.

The addresses presented are loaded into the address register and the burst counter/control logic and delivered to the memory core. The information presented to  $DQ_{[A:D]}$  is written into the specified address location. Byte writes are allowed. During byte writes,  $BW_A$  controls  $DQ_A$ ,  $BW_B$  controls  $DQ_B$ . All I/Os are tristated when a write is detected, even a byte write. Since this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/Os must be tristated prior to the presentation of data to  $DQ_s$ . As a safety precaution, the data lines are tristated after a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1325H provides an on-chip two bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{[1:0]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation "sleep" mode. Two clock cycles are required to enter into or exit from this "sleep" mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device <u>must</u> be deselected prior to entering the "sleep" mode. CEs, ADSP, and ADSC must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.



#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00


#### Linear Burst Address Table

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	40	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	-	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt;</u> 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	-	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ inactive to exit sleep current	This parameter is sampled	0	_	ns





## **Truth Table**

The Truth Table for part CY7C1325H is as follows. <sup>[1, 2, 3, 4, 5]</sup>

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected cycle, power-down	None	Н	Х	Х	L	Х	L	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Х	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Deselected cycle, power-down	None	Х	Х	Х	L	Н	L	Х	Х	Х	L–H	Tri-state
Sleep mode, power-down	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-state
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-state
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-state
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-state
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-state
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-state
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-state
Write cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	L	Х	L–H	D

Notes

- 1.
- X = "Don't Care." H = Logic HIGH, L = Logic LOW. $<u>WRITE = L</u> when any one or more Byte Write enable signals (<math>\overline{BW}_A$ ,  $\overline{BW}_B$ ) and  $\overline{BWE} = L$  or  $\overline{GW} = L$ . WRITE = H when all Byte write enable signals ( $\overline{BW}_A$ ,  $\overline{BW}_B$ ),  $\overline{BWE}$ ,  $\overline{GW} = H$ . 2.
- BWE, GW = H.
  The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
  The SRA<u>M always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>[A: B]</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
  OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).
  </u>



## Truth Table for Read/Write

The Truth Table for Read/Write for part CY7C1325H is as follows. [6]

Function	GW	BWE	BWB	BWA
Read	Н	Н	Х	Х
Read	Н	L	Н	Н
Write byte A – ( $DQ_A$ and $DQP_A$ )	Н	L	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write all bytes	Н	L	L	L
Write all bytes	L	Х	Х	Х



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature –65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $V_{DD}$ relative to GND–0.5 V to +4.6 V
Supply voltage on $V_{DDQ}$ relative to GND –0.5 V to +V_{DD}
DC voltage applied to outputs in tristate0.5 V to $V_{DDQ}$ + 0.5 V
DC input voltage0.5 V to V <sub>DD</sub> + 0.5 V
Current into outputs (LOW)
Static discharge voltage (per MIL-STD-883, method 3015)> 2001 V Latch-up current> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Industrial	-40 °C to +85 °C	3.3 V – 5% / + 10%	$2.5 V - 5\%$ to $V_{DD}$

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical single bit upsets	25 °C	361	394	FIT/ Mb
LMBU	Logical multi bit upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single event latch up	85 °C	0	0.1	FIT/ Dev
* No LMBU or SEL events occurred during testing; this column represents a					

statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 \*Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates".

## **Electrical Characteristics**

Over the Operating Range

Parameter <sup>[7, 8]</sup>	Description	Test Conditions		Min	Max	Unit
V <sub>DD</sub>	Power supply voltage			3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage			2.375	V <sub>DD</sub>	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA		2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA		-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	for 3.3 V I/O		2.0	V <sub>DD</sub> + 0.3	V
		for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW voltage <sup>[7]</sup>	for 3.3 V I/O		-0.3	0.8	V
		for 2.5 V I/O		-0.3	0.7	V
IX	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$		-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>		-30	-	μA
		Input = V <sub>DD</sub>		_	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>		-5	-	μA
		Input = V <sub>DD</sub>		-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , output disabled		-5	5	μA
I <sub>DD</sub>	V <sub>DD</sub> operating supply current		7.5 ns cycle, 133 MHz	_	225	mA

#### Notes

<sup>7.</sup> Overshoot:  $V_{IH(AC)} < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 8.  $T_{power up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## Electrical Characteristics (continued)

### Over the Operating Range

Parameter <sup>[7, 8]</sup>	Description	$\begin{tabular}{ c c c }\hline \hline Test Conditions \\ Max V_{DD}, device deselected, \\ V_{IN} \geq V_{IH} \ or \ V_{IN} \leq V_{IL}, \ f = f_{MAX}, \\ inputs \ switching \\ \hline \hline \hline 133 \ MHz \\ \hline \end{tabular}$		Min	<b>Max</b> 90	Unit mA
I <sub>SB1</sub>	Automatic CE power-down current – TTL inputs			-		
I <sub>SB2</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{ device deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ f = 0, \mbox{ inputs static} \end{array}$	7.5 ns cycle, 133 MHz	-	40	mA
I <sub>SB3</sub>	Automatic CE power-down current – CMOS inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{ device deselected}, \\ V_{IN} \geq V_{DDQ} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ f = f_{MAX}, \mbox{ inputs switching} \end{array}$	7.5 ns cycle, 133 MHz	-	75	mA
I <sub>SB4</sub>	Automatic CE power-down current – TTL inputs	$\begin{array}{l} \mbox{Max } V_{DD}, \mbox{ device deselected}, \\ V_{IN} \geq V_{DD} - 0.3 \mbox{ V or } V_{IN} \leq 0.3 \mbox{ V}, \\ f = 0, \mbox{ inputs static} \end{array}$	7.5 ns cycle, 133 MHz	-	45	mA

## Capacitance

Parameter <sup>[9]</sup>	Description	Test Conditions	100-pin TQFP Max	Unit
C <sub>IN</sub>	Input capacitance	T <sub>A</sub> = 25 °C, f = 1 MHz,	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DD</sub> = 3.3 V, V <sub>DDQ</sub> = 3.3 V	5	pF
C <sub>I/O</sub>	Input/Output capacitance		5	pF

### **Thermal Resistance**


Parameter <sup>[9]</sup>	Description	Test Conditions	100-pin TQFP Package	Unit
$\Theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per		°C/W
Θ <sup>JC</sup>	Thermal resistance (junction to case)	EIA/JESD51.	6.85	°C/W

Note9. Tested initially and after any design or process change that may affect these parameters.



### AC Test Loads and Waveforms







## Switching Characteristics

#### Over the Operating Range

Parameter <sup>[10, 11]</sup>	Description	-1	-133		
Parameter	Description		Max	Unit	
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[12]</sup>	1	-	ms	
Clock					
t <sub>CYC</sub>	Clock cycle time	7.5	-	ns	
t <sub>CH</sub>	Clock HIGH	2.5	-	ns	
t <sub>CL</sub>	Clock LOW	2.5	-	ns	
Output Times					
t <sub>CDV</sub>	Data output valid after CLK rise	-	6.5	ns	
t <sub>DOH</sub>	Data output hold after CLK rise	2.0	-	ns	
t <sub>CLZ</sub>	Clock to low Z [13, 14, 15]	0	-	ns	
t <sub>CHZ</sub>	Clock to high Z <sup>[13, 14, 15]</sup>	-	3.5	ns	
t <sub>OEV</sub>	OE LOW to output valid	-	3.5	ns	
t <sub>OELZ</sub>	OE LOW to output low Z <sup>[13, 14, 15]</sup>	0	-	ns	
t <sub>OEHZ</sub>	OE HIGH to output high Z <sup>[13, 14, 15]</sup>	-	3.5	ns	
Setup Times				•	
t <sub>AS</sub>	Address setup before CLK rise	1.5	-	ns	
t <sub>ADS</sub>	ADSP, ADSC setup before CLK rise	1.5	-	ns	
t <sub>ADVS</sub>	ADV setup before CLK rise	1.5	-	ns	
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.5	-	ns	
t <sub>DS</sub>	Data input setup before CLK rise	1.5	-	ns	
t <sub>CES</sub>	Chip enable setup	1.5	-	ns	
Hold Times					
t <sub>AH</sub>	Address hold after CLK rise	0.5	-	ns	
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	-	ns	
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.5	-	ns	
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	-	ns	
t <sub>DH</sub>	Data input hold after CLK rise	0.5	-	ns	
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	-	ns	


#### Notes

10. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
11. Test conditions shown in (a) of Figure 2 on page 11 unless otherwise noted.
12. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated. be initiated.

t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 2 on page 11. Transition is measured ± 200 mV from steady-state voltage.
 At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.
 This parameter is sampled and not 100% tested.



## **Timing Diagrams**




Note

16. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.



### Timing Diagrams (continued)

Figure 4. Write Cycle Timing <sup>[17, 18]</sup>




Notes

17. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 18. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_{[A:B]}$  LOW.



### Timing Diagrams (continued)







Notes

19. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 20. The data bus (Q) remains in High Z following a WRITE cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ . 21.  $\overline{CW}$  is HIGH.



### Timing Diagrams (continued)





Notes

22. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 23. DQs are in High Z when exiting ZZ sleep mode.




## **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1325H-133AXI	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Industrial

#### **Ordering Code Definitions**





### Package Diagrams




Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050

51-85050 \*D



## Acronyms

Acronym	Description
CMOS	complementary metal oxide semiconductor
CE	chip enable
CEN	clock enable
EIA	electronic industries alliance
I/O	input/output
JEDEC	joint electron devices engineering council
OE	output enable
SRAM	static random access memory
TQFP	thin quad flat pack
TTL	transistor-transistor logic
WE	write enable

## **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
mV	millivolt
ns	nanosecond
Ω	ohm
%	percent
pF	picofarad
V	volt
W	watt



## **Document History Page**

Document Title: CY7C1325H, 4-Mbit (256 K × 18) Flow-Through Sync SRAM Document Number: 001-86114						
Rev.	ECN	Orig. of Change	Submission Date	Description of Change		
**	3908939	PRIT	02/20/2013	New data sheet.		



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
Optical & Image Sensing	cypress.com/go/image
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-86114 Rev. \*\*

Revised February 20, 2013

All products and company names mentioned in this document may be the trademarks of their respective holders.