

PMV40UN

TrenchMOS™ ultra low level FET

Rev. 01 — 05 August 2003

Product data

1. Product profile

1.1 Description

N-channel enhancement mode field-effect transistor in a plastic package using TrenchMOS™ technology.

Product availability:

PMV40UN in SOT23.

1.2 Features

- Ultra low level threshold
- Surface mount package.

1.3 Applications



- Battery management
- High-speed switch.

1.4 Quick reference data

- $V_{DS} \leq 30 \text{ V}$
- $I_D \leq 4.9 \text{ A}$
- $P_{tot} \leq 1.9 \text{ W}$
- $R_{DSon} \leq 47 \text{ m}\Omega$

2. Pinning information

Table 1: Pinning - SOT23, simplified outline and symbol

Pin	Description	Simplified outline	Symbol
1	gate (g)		
2	source (s)		
3	drain (d)	 Top view MBB003	 MBB076

SOT23



PMV40UN

TrenchMOS™ ultra low level FET

3. Ordering information

Table 2: Ordering information

Type number	Package			Version
	Name	Description		
PMV40UN	-	plastic surface mounted package; 3 leads		SOT23

4. Limiting values

Table 3: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage (DC)	$25 \text{ }^\circ\text{C} \leq T_j \leq 150 \text{ }^\circ\text{C}$	-	30	V
V_{DGR}	drain-gate voltage (DC)	$25 \text{ }^\circ\text{C} \leq T_j \leq 150 \text{ }^\circ\text{C}; R_{GS} = 20 \text{ k}\Omega$	-	30	V
V_{GS}	gate-source voltage (DC)		-	± 8	V
I_D	drain current (DC)	$T_{sp} = 25 \text{ }^\circ\text{C}; V_{GS} = 4.5 \text{ V}; \text{Figure 2 and 3}$	-	4.9	A
		$T_{sp} = 100 \text{ }^\circ\text{C}; V_{GS} = 4.5 \text{ V}; \text{Figure 2}$	-	3.1	A
I_{DM}	peak drain current	$T_{sp} = 25 \text{ }^\circ\text{C}; \text{pulsed}; t_p \leq 10 \mu\text{s}; \text{Figure 3}$	-	19.6	A
P_{tot}	total power dissipation	$T_{sp} = 25 \text{ }^\circ\text{C}; \text{Figure 1}$	-	1.9	W
T_{stg}	storage temperature		-55	+150	$^\circ\text{C}$
T_j	junction temperature		-55	+150	$^\circ\text{C}$
Source-drain diode					
I_S	source (diode forward) current (DC)	$T_{sp} = 25 \text{ }^\circ\text{C}$	-	1.6	A
I_{SM}	peak source (diode forward) current	$T_{sp} = 25 \text{ }^\circ\text{C}; \text{pulsed}; t_p \leq 10 \mu\text{s}$	-	6.4	A



PMV40UN

TrenchMOS™ ultra low level FET

5. Characteristics

Table 4: Characteristics

 $T_j = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
Static characteristics						
$V_{(\text{BR})\text{DSS}}$	drain-source breakdown voltage	$I_D = 250 \mu\text{A}; V_{GS} = 0 \text{ V}$ $T_j = 25^\circ\text{C}$ $T_j = -55^\circ\text{C}$	30	-	-	V
$V_{GS(\text{th})}$	gate-source threshold voltage	$I_D = 1 \text{ mA}; V_{DS} = V_{GS}$; Figure 9 $T_j = 25^\circ\text{C}$ $T_j = 150^\circ\text{C}$	27	-	-	V
I_{DSS}	drain-source leakage current	$V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}$ $T_j = 25^\circ\text{C}$ $T_j = 150^\circ\text{C}$	0.45	0.7	-	V
I_{GSS}	gate-source leakage current	$V_{GS} = \pm 8 \text{ V}; V_{DS} = 0 \text{ V}$	0.25	0.4	-	V
$R_{D\text{Son}}$	drain-source on-state resistance	$V_{GS} = 4.5 \text{ V}; I_D = 2 \text{ A}$; Figure 7 and 8 $T_j = 25^\circ\text{C}$ $T_j = 150^\circ\text{C}$ $V_{GS} = 2.5 \text{ V}; I_D = 1.5 \text{ A}$; Figure 7 and 8 $V_{GS} = 1.8 \text{ V}; I_D = 1 \text{ A}$; Figure 7 and 8	-	-	100	μA
Dynamic characteristics						
$Q_{g(\text{tot})}$	total gate charge	$I_D = 1 \text{ A}; V_{DD} = 15 \text{ V}; V_{GS} = 4.5 \text{ V}$	-	9.3	-	nC
Q_{gs}	gate-source charge	Figure 13	-	0.7	-	nC
Q_{gd}	gate-drain (Miller) charge		-	2.2	-	nC
C_{iss}	input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 30 \text{ V}; f = 1 \text{ MHz}$	-	445	-	pF
C_{oss}	output capacitance	Figure 11	-	65	-	pF
C_{rss}	reverse transfer capacitance		-	50	-	pF
$t_{d(\text{on})}$	turn-on delay time	$V_{DD} = 15 \text{ V}; R_L = 15 \Omega$	-	6	-	ns
t_r	rise time	$V_{GS} = 4.5 \text{ V}; R_G = 6 \Omega$	-	12	-	ns
$t_{d(\text{off})}$	turn-off delay time		-	38	-	ns
t_f	fall time		-	12	-	ns
Source-drain diode						
V_{SD}	source-drain (diode forward) voltage	$I_S = 1.25 \text{ A}; V_{GS} = 0 \text{ V}$; Figure 12	-	0.66	1.2	V