



Integrated Device Technology, Inc.

256K (64K x 4-BIT) CMOS STATIC RAM PLASTIC SIP MODULE

IDT 7MP456

FEATURES:

- High-density 256K (64K x 4) CMOS static RAM module
- Cost-effective plastic surface mounted RAM packages on an epoxy laminate (FR4) substrate
- Available in 28-pin SIP (single in-line package) for maximum space saving
- Fast access times: 25ns (max.) over commercial temperature
- Low power consumption
 - Dynamic: less than 1.2W (typ.)
 - Full standby: less than 30 mW(typ.)
- Utilizes IDT7187 high-performance 64K static RAMs produced with advanced CEMOS™ technology
- CEMOS process virtually eliminates alpha particle soft error rates (with no organic die coating)
- Single 5V (±10%) power supply
- Inputs and outputs directly TTL-compatible

DESCRIPTION:


The IDT7MP456 is a 256K (64K x 4-bit) high-speed static RAM module constructed on an epoxy laminate surface using four IDT7187 64K x 1 static RAMs in plastic surface mount packages. Extremely fast speeds can be achieved with this technique due to the use of 64K static RAMs fabricated in IDT's high-performance, high-reliability CEMOS technology.

The 7MP family of surface mounted SIP technology is a cost-effective solution allowing for very high packing density. The IDT7MP456 is offered in a 28-pin SIP. The IDT7MP456 can be mounted on 200 mil centers, yielding 1.25 megabits of memory in less than 3 square inches of board space.

The IDT7MP456 is available with maximum access times as fast as 25ns, with maximum power consumption of 3.3 watts. The module also offers a full standby mode of 440mW(max.).

All inputs and outputs of the IDT7MP456 are TTL-compatible and operate from a single 5V supply. Fully asynchronous circuitry is used, requiring no clocks or refreshing for operation and providing equal access and cycle times for ease of use.

PIN CONFIGURATION




NOTE:

1. For module dimensions, please refer to module drawing M19 in the packaging section.

CEMOS is a trademark of Integrated Device Technology, Inc.

FUNCTIONAL BLOCK DIAGRAM



PIN NAMES

A ₀ -A ₁₅	Address Inputs
CE	Chip Enable
WE	Write Enable
D _{IN0} - D _{IN3}	Data Input
D _{OUT0} - D _{OUT3}	Data Output
V _{CC}	Power
GND	Ground

COMMERCIAL TEMPERATURE RANGE

JANUARY 1989

© 1989 Integrated Device Technology, Inc.

S13-177

DSC-7007/1

13

ABSOLUTE MAXIMUM RATINGS ⁽¹⁾

SYMBOL	RATING	VALUE	UNIT
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _A	Operating Temperature	0 to +70	°C
T _{BIAS}	Temperature Under Bias	-10 to +85	°C
T _{STG}	Storage Temperature	-55 to +125	°C
I _{OUT}	DC Output Current	50	mA

NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{CC}	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V _H	Input High Voltage	2.2	-	6.0	V
V _L	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

NOTE:

1. V_L (min.) = -3.0V for pulse width less than 20ns.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

GRADE	AMBIENT TEMPERATURE	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

DC ELECTRICAL CHARACTERISTICS V_{CC} = 5.0V ±10%, V_{CC} (Min.) = 4.5V, V_{CC} (Max.) = 5.5V

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7MP456				UNIT
			MIN.	TYP. ⁽¹⁾	MAX. ⁽²⁾	MAX. ⁽³⁾	
I _{LI}	Input Leakage Current	V _{CC} = Max.; V _{IN} = GND to V _{CC}	-	-	15	15	µA
I _{LO}	Output Leakage Current	V _{CC} = Max. CS = V _H , V _{OUT} = GND to V _{CC}	-	-	15	15	µA
I _{CC1}	Operating Power Supply Current	CS = V _L V _{CC} = Max., Output Open F = 0	-	180	360	480	mA
I _{CC2}	Dynamic Operating Current	CS = V _L V _{CC} = Max., Output Open t = t _{MAX}	-	240	440	600	mA
I _{SB}	Standby Power Supply Current	CS ≥ V _H or (TTL Level) V _{CC} = Max. Output Open	-	90	180	240	mA
I _{SB1}	Full Standby Power Supply Current	CS ≥ V _H , V _{IN} ≥ V _{HC} or ≤ V _{LC} V _{CC} = Max., Output Open	-	6	60	80	mA
V _{OL}	Output Low Voltage	I _{OL} = 8mA, V _{CC} = Min.	-	-	0.4	0.4	V
V _{OH}	Output High Voltage	I _{OH} = -4mA, V _{CC} = Min.	2.4	-	-	4.4	V

NOTES:

- V_{CC} = 5V, t_{AA} = 25°C
- t_{AA} = 35, 45, 55ns
- t_{AA} = 25, 30ns

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	10ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 and 2




Figure 1. Output Load




Figure 2. Output Load
(for $t_{CLZ1,2}$, t_{OLZ} , $t_{CHZ1,2}$, t_{OHZ} , t_{WHZ})

*Including scope and jig.

AC ELECTRICAL CHARACTERISTICS

($V_{CC} = 5V \pm 10\%$, $T_A = 0^\circ C$ to $+70^\circ C$)


SYMBOL	PARAMETER	IDT7MP456S25		IDT7MP456S30		IDT7MP456S35		IDT7MP456S45		IDT7MP456S55		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE												
t_{RC}	Read Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t_{AA}	Address Access Time	—	25	—	30	—	35	—	45	—	55	ns
t_{ACS}	Chip Select Access Time	—	25	—	30	—	35	—	45	—	55	ns
$t_{CLZ1,2}^{(1)}$	Chip Select to Output in Low Z	5	—	5	—	5	—	5	—	5	—	ns
$t_{CHZ}^{(1)}$	Chip Select to Output in High Z	—	20	—	25	—	30	—	35	—	40	ns
t_{OH}	Output Hold from Address Change	5	—	5	—	5	—	5	—	5	—	ns
$t_{PU}^{(1)}$	Chip Select to Power Up Time	0	—	0	—	0	—	0	—	0	—	ns
$t_{PD}^{(1)}$	Chip Deselect to Power Down Time	—	25	—	30	—	35	—	45	—	55	ns
WRITE CYCLE												
t_{WC}	Write Cycle Time	25	—	30	—	35	—	45	—	55	—	ns
t_{CW}	Chip Selection to End of Write	25	—	25	—	30	—	40	—	50	—	ns
t_{AW}	Address Valid to End of Write	25	—	25	—	30	—	40	—	50	—	ns
t_{AS}	Address Set-up Time	5	—	5	—	5	—	5	—	5	—	ns
t_{WP}	Write Pulse Width	20	—	20	—	25	—	35	—	45	—	ns
t_{WR}	Write Recovery Time	0	—	0	—	0	—	0	—	0	—	ns
$t_{WHZ}^{(1)}$	Write Enable to Output in High Z	—	20	—	25	—	25	—	30	—	30	ns
t_{DW}	Data to Write Time Overlap	15	—	20	—	20	—	25	—	25	—	ns
t_{DH}	Data Hold from Write Time	5	—	5	—	5	—	5	—	5	—	ns
$t_{OW}^{(1)}$	Output Active from End of Write	0	—	0	—	0	—	0	—	0	—	ns

NOTE:


1. This parameter guaranteed but not tested.

13


TIMING WAVEFORM OF READ CYCLE NO. 1⁽¹⁾



TIMING WAVEFORM OF READ CYCLE NO. 2^(1,3)




TIMING WAVEFORM OF READ CYCLE NO. 3^(1,3)




NOTES:

1. WE is High for Read Cycle.
2. Device is continuously selected, $\overline{CS} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CS} transition low.
4. Transition is measured $\pm 200\text{mV}$ from steady state. This parameter is sampled and not 100% tested.

TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED TIMING) ^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CS CONTROLLED TIMING) ^(1, 2, 3, 5)



NOTES:

1. WE or CS must be high during all address transitions.
2. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.
3. t_{WR} is measured from the earlier of CS or WE going high to the end of write cycle.
4. During this period, I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the WE low transition, the outputs remain in a high impedance state.
6. Transition is measured $\pm 200\text{mV}$ from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)

SYMBOL	PARAMETER (1)	CONDITIONS	TYP.	UNIT
C_{IN}	Input Capacitance	$V_{IN} = 0V$	35	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	40	pF

NOTE:

1. This parameter is sampled and not 100% tested.

ORDERING INFORMATION

