

PowerMOS transistor

Logic level FET

PHP3055L

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope featuring high avalanche energy capability, stable blocking voltage, fast switching and high thermal cycling performance with low thermal resistance. Intended for use in Switched Mode Power Supplies (SMPS), motor control circuits and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V_{DS}	Drain-source voltage	60	V
I_D	Drain current (DC)	12	A
P_{tot}	Total power dissipation	50	W
$R_{DS(ON)}$	Drain-source on-state resistance	0.18	Ω


PINNING - TO220AB

PIN	DESCRIPTION
1	gate
2	drain
3	source
tab	drain

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
I_D	Continuous drain current	$T_{mb} = 25^\circ\text{C}; V_{GS} = 10\text{ V}$	-	12	A
I_{DM}	Pulsed drain current	$T_{mb} = 100^\circ\text{C}; V_{GS} = 10\text{ V}$	-	9	A
P_D	Total dissipation	$T_{mb} = 25^\circ\text{C}$	-	48	A
$\Delta P_D/\Delta T_{mb}$	Linear derating factor	$T_{mb} = 25^\circ\text{C}$	-	50	W
V_{GS}	Gate-source voltage	$T_{mb} > 25^\circ\text{C}$	-	0.33	W/K
V_{GSM}	No-repetitive gate-source voltage	$t_o \leq 50\ \mu\text{s}$	± 15	± 20	V
E_{AS}	Single pulse avalanche energy	$V_{DD} \leq 50\text{ V}; \text{starting } T_j = 25^\circ\text{C}; R_{GS} = 50\ \Omega; V_{GS} = 5\text{ V}$	-	25	mJ
I_{AS}	Peak avalanche current	$V_{DD} \leq 50\text{ V}; \text{starting } T_j = 25^\circ\text{C}; R_{GS} = 50\ \Omega; V_{GS} = 5\text{ V}$	-	6	A
T_j, T_{stg}	Operating junction and storage temperature range		-55	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$R_{th j-mb}$	Thermal resistance junction to mounting base		-	-	3	K/W
$R_{th j-a}$	Thermal resistance junction to ambient		-	60	-	K/W

**PowerMOS transistor
Logic level FET**

PHP3055L

ELECTRICAL CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 0.25 \text{ mA}$	60	-	-	V
$\Delta V_{(BR)DSS} / \Delta T_j$	Drain-source breakdown voltage temperature coefficient	$V_{DS} = V_{GS}; I_D = 0.25 \text{ mA}$	-	0.08	-	V/K
$R_{DS(ON)}$	Drain-source on resistance	$V_{GS} = 5 \text{ V}; I_D = 6 \text{ A}$	-	0.13	0.18	Ω
$V_{GS(TO)}$	Gate threshold voltage	$V_{DS} = V_{GS}; I_D = 0.25 \text{ mA}$	1.0	1.5	2.0	V
g_{fs}	Forward transconductance	$V_{DS} = 50 \text{ V}; I_D = 6 \text{ A}$	3.5	5.5	-	S
I_{DSS}	Drain-source leakage current	$V_{DS} = 60 \text{ V}; V_{GS} = 0 \text{ V}$	-	0.1	25	μA
I_{GSS}	Gate-source leakage current	$V_{DS} = 48 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150^\circ\text{C}$	-	1	250	μA
		$V_{GS} = \pm 15 \text{ V}; V_{DS} = 0 \text{ V}$	-	10	100	nA
$Q_{g(\text{tot})}$	Total gate charge	$I_D = 10 \text{ A}; V_{DD} = 48 \text{ V}; V_{GS} = 5 \text{ V}$	-	7.5	10	nC
Q_{gs}	Gate-source charge		-	1.9	3	nC
Q_{gd}	Gate-drain (Miller) charge		-	5.5	7	nC
$t_{d(on)}$	Turn-on delay time	$V_{DD} = 30 \text{ V}; I_D = 10 \text{ A}; R_G = 24 \Omega; R_D = 2.7 \Omega$	-	12	-	ns
t_r	Turn-on rise time		-	105	-	ns
$t_{d(off)}$	Turn-off delay time		-	26	-	ns
t_f	Turn-off fall time		-	35	-	ns
L_d	Internal drain inductance	Measured from contact screw on tab to centre of die	-	3.5	-	nH
L_d	Internal drain inductance	Measured from drain lead 6 mm from package to centre of die	-	4.5	-	nH
L_s	Internal source inductance	Measured from source lead 6 mm from package to source bond pad	-	7.5	-	nH
C_{iss}	Input capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$	-	290	-	pF
C_{oss}	Output capacitance		-	103	-	pF
C_{rss}	Feedback capacitance		-	40	-	pF

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS $T_j = 25^\circ\text{C}$ unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_S	Continuous source current (body diode)	$T_{mb} = 25^\circ\text{C}$	-	-	12	A
I_{SM}	Pulsed source current (body diode)	$T_{mb} = 25^\circ\text{C}$	-	-	48	A
V_{SD}	Diode forward voltage	$I_S = 10 \text{ A}; V_{GS} = 0 \text{ V}$	-	-	1.5	V
t_{rr}	Reverse recovery time	$I_S = 10 \text{ A}; V_{GS} = 0 \text{ V}; dI/dt = 100 \text{ A}/\mu\text{s}$	-	40	-	ns
Q_{rr}	Reverse recovery charge		-	0.1	-	μC

PowerMOS transistor

Logic level FET

PHP3055L




Fig. 1. Normalised power dissipation.
 $PD\% \approx 100 \cdot P_D / P_{D,25^\circ C} = f(T_{mb})$




Fig. 4. Transient thermal impedance.
 $Z_{th(j-mb)} = f(t_p); \text{parameter } D = t_p/T$




Fig. 2. Normalised continuous drain current.
 $ID\% = 100 \cdot I_D / I_{D,25^\circ C} = f(T_{mb}); \text{conditions: } V_{GS} \geq 10 \text{ V}$




Fig. 5. Typical output characteristics.
 $I_D = f(V_{DS}); \text{parameter } V_{GS}$




Fig. 3. Safe operating area. $T_{mb} = 25^\circ C$
 I_D & I_{DM} = $f(V_{DS})$; I_{DM} single pulse; parameter t_p










Fig. 6. Typical on-state resistance.
 $R_{DS(on)} = f(I_D); \text{parameter } V_{GS}$

PowerMOS transistor

Logic level FET

PHP3055L



PowerMOS transistor Logic level FET

PHP3055L




Fig.13. Typical turn-on gate-charge characteristics.
 $V_{GS} = f(Q_g)$; parameter V_{DS}




Fig.16. Source-Drain diode characteristic.
 $I_F = f(V_{SDS})$; parameter T_j




Fig.14. Typical switching times.
 $t_{d(on)}, t_r, t_{d(off)}, t_f = f(R_G)$




Fig.17. Normalised unclamped inductive energy.
 $E_{AS}\% = f(T_j)$




Fig.15. Normalised drain-source breakdown voltage.
 $V_{(BR)DSS}/V_{(BR)DSS 25^\circ\text{C}} = f(T_j)$




Fig.18. Unclamped inductive test circuit.
 $E_{AS} = 0.5 \cdot L I_D^2 \cdot V_{(BR)DSS} / (V_{(BR)DSS} - V_{DD})$