

16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543
74ABTH161543

FEATURES

- Two 8-bit octal transceivers with D-type latch
- Live insertion/extraction permitted
- Power-up 3-State
- Power-up reset
- Multiple V_{CC} and GND pins minimize switching noise
- Back-to-back registers for storage
- Separate controls for data flow in each direction
- 74ABTH161543 incorporates Bus hold data inputs which eliminate the need for external pull-up resistors to hold unused inputs
- Output capability: +64mA/-32mA
- Latch-up protection exceeds 500mA per Jedec Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model
- Same function as ABT16543 except for additional Master Reset control pins

DESCRIPTION

The 74ABT161543 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74ABT161543 16-bit registered transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable ($nLEAB$, $nLEBA$) and Output Enable ($nOEAB$, $nOEBA$) inputs are provided for each register to permit independent control of data transfer in either direction. Master reset (MR) clears all registers simultaneously and sets them Low. The outputs are guaranteed to sink 64mA.

Two options are available, 74ABT161543 which does not have the Bus hold feature and 74ABTH161543 which incorporates the Bus hold feature.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^{\circ}C$; GND = 0V	TYPICAL	UNIT
t_{PLH} t_{PHL}	Propagation delay nAx to nBx	$C_L = 50pF$; $V_{CC} = 5V$	2.5 2.2	ns
C_{IN}	Input capacitance	$V_I = 0V$ or V_{CC}	3	pF
$C_{I/O}$	I/O capacitance	$V_O = 0V$ or V_{CC} ; 3-State	7	pF
I_{CCZ}	Quiescent supply current	Outputs disabled; $V_{CC} = 5.5V$	500	μA
I_{CCL}		Outputs low; $V_{CC} = 5.5V$	9	mA

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	ORDER CODE	DRAWING NUMBER
56-pin plastic SSOP Type III	-40°C to +85°C	BT161543DL	SOT371-1
56-pin plastic TSSOP Type II	-40°C to +85°C	BT161543DGG	SOT364-1

ORDERING INFORMATION

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABT161543 DL	BT161543 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABT161543 DGG	BT161543 DGG	SOT364-1
56-Pin Plastic SSOP Type III	-40°C to +85°C	74ABTH161543 DL	BH161543 DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74ABTH161543 DGG	BH161543 DGG	SOT364-1


PIN DESCRIPTION

PIN NUMBER	SYMBOL	NAME AND FUNCTION
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 - 1A7, 2A0 - 2A7	Data inputs/outputs
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 - 1B7, 2B0 - 2B7	Data inputs/outputs
1, 56 28, 29	1OEAB, 1OEBA, 2OEAB, 2OEBA	A to B / B to A Output Enable inputs (active-Low)
3, 54 26, 31	1EAB, 1EBA, 2EAB, 2EBA	A to B / B to A Enable inputs (active-Low)
2, 55 27, 30	1LEAB, 1LEBA, 2LEAB, 2LEBA	A to B / B to A Latch Enable inputs (active-Low)
4, 25	MRab, MRba	Master reset
11, 18, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V_{CC}	Positive supply voltage


16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543
74ABTH161543

LOGIC SYMBOL (IEEE/IEC)




PIN CONFIGURATION



16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543
74ABTH161543

LOGIC SYMBOL



FUNCTIONAL DESCRIPTION

The 74ABT161543 contains two sets of eight D-type latches, with separate control pins for each set. Using data flow from A to B as an example, when the A-to-B Enable ($nEAB$) input and the A-to-B Latch Enable ($nLEAB$) input are Low the A-to-B path is transparent.

A subsequent Low-to-High transition of the $nLEAB$ signal puts the A data into the latches where it is stored and the B outputs no longer change with the A inputs. With EAB and $nOEAB$ both Low, the 3-State B output buffers are active and display the data present at the outputs of the A latches.

Control of data flow from B to A is similar, but using the $nEBA$, $nLEBA$, and $nOEBA$ inputs.

FUNCTION TABLE

INPUTS					OUTPUTS		STATUS
$nOEXX$	$nMRXX$	$nEXX$	$nLEXX$	nAx or nBx	nBx or nAx		
L	L	L	X	X	L	Clear	
H	X	X	X	X	Z	Disabled	
X	X	H	X	X	Z	Disabled	
L	H	↑	L	h	Z	Disabled + Latch	
L	H	↑	L	l	Z		
L	H	L	↑	h	H	Latch + Display	
L	H	L	↑	l	L		
L	H	L	L	H	H	Transparent	
L	H	L	L	L	L		
L	H	L	H	X	NC	Hold	

H = High voltage level

h = High voltage level one set-up time prior to the Low-to-High transition of $nLEXX$ or $nEXX$ (XX = AB or BA)

L = Low voltage level

l = Low voltage level one set-up time prior to the Low-to-High transition of $nLEXX$ or $nEXX$ (XX = AB or BA)

X = Don't care

↑ = Low-to-High transition of $nLEXX$ or $nEXX$ (XX = AB or BA)


NC = No change

Z = High impedance or "off" state

16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543
74ABTH161543

LOGIC DIAGRAM



SH00062

ABSOLUTE MAXIMUM RATINGS^{1, 2}

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V _{CC}	DC supply voltage		-0.5 to +7.0	V
I _{IK}	DC input diode current	V _I < 0	-18	mA
V _I	DC input voltage ³		-1.2 to +7.0	V
I _{OK}	DC output diode current	V _O < 0	-50	mA
V _{OUT}	DC output voltage ³	output in Off or High state	-0.5 to +5.5	V
I _{OUT}	DC output current	output in Low state	128	mA
		output in High state	-64	mA
T _{stg}	Storage temperature range		-65 to 150	°C

NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543 74ABTH161543

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		Min	Max	
V_{CC}	DC supply voltage	4.5	5.5	V
V_i	Input voltage	0	V_{CC}	V
V_{IH}	High-level input voltage	2.0		V
V_{IL}	Low-level Input voltage		0.8	V
I_{OH}	High-level output current		-32	mA
I_{OL}	Low-level output current		64	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	0	10	ns/V
T_{amb}	Operating free-air temperature range	-40	+85	°C

DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS					UNIT
			$T_{amb} = +25^{\circ}\text{C}$			$T_{amb} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
			MIN	TYP	MAX	MIN	MAX	
V_{IK}	Input clamp voltage	$V_{CC} = 4.5\text{V}; I_{IK} = -18\text{mA}$			-1.2			V
V_{OH}	High-level output voltage	$V_{CC} = 4.5\text{V}; I_{OH} = -3\text{mA}; V_i = V_{IL}$ or V_{IH}	2.5	3.0		2.5		V
		$V_{CC} = 5.0\text{V}; I_{OH} = -3\text{mA}; V_i = V_{IL}$ or V_{IH}	3.0	3.6		3.0		V
		$V_{CC} = 4.5\text{V}; I_{OH} = -32\text{mA}; V_i = V_{IL}$ or V_{IH}	2.0	2.7		2.0		V
V_{OL}	Low-level output voltage	$V_{CC} = 4.5\text{V}; I_{OL} = 64\text{mA}; V_i = V_{IL}$ or V_{IH}	0.36	0.55		0.55		V
V_{RST}	Power-up output voltage ³	$V_{CC} = 5.5\text{V}; I_O = 1\text{mA}; V_i = \text{GND}$ or V_{CC}		0.13	0.55		0.55	V
I_i	Input leakage current	$V_{CC} = 5.5\text{V}; V_i = \text{GND}$ or 5.5V		± 0.01	± 1.0		± 1.0	μA
I_{HOLD}	Bus Hold current A or B Ports ⁴ 74ABTH161543	$V_{CC} = 4.5\text{V}; V_i = 0.8\text{V}$	35			35		μA
		$V_{CC} = 4.5\text{V}; V_i = 2.0\text{V}$	-75			-75		
		$V_{CC} = 5.5\text{V}; V_i = 0$ to 5.5V	± 800					
I_{OFF}	Power-off leakage current	$V_{CC} = 0.0\text{V}; V_O$ or $V_i \leq 4.5\text{V}$		± 1.0	± 100		± 100	μA
$I_{PU/PD}$	Power-up/down 3-State output current ⁴	$V_{CC} = 2.1\text{V}; V_O = 0.0\text{V}$ or $V_{CC}; V_i = \text{GND}$ or $V_{CC}; V_{OE} = \text{Don't care}$		± 1.0	± 50		± 50	μA
$I_{IH} + I_{OZH}$	3-State output High current	$V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_i = V_{IL}$ or V_{IH}		1.0	50		50	μA
$I_{IL} + I_{OZL}$	3-State output Low current	$V_{CC} = 5.5\text{V}; V_O = 0.0\text{V}; V_i = V_{IL}$ or V_{IH}		-1.0	-50		-50	μA
I_{CEX}	Output High leakage current	$V_{CC} = 5.5\text{V}; V_O = 5.5\text{V}; V_i = \text{GND}$ or V_{CC}		1.0	50		50	μA
I_O	Output current ¹	$V_{CC} = 5.5\text{V}; V_O = 2.5\text{V}$	-50	-100	-200	-50	-200	mA
I_{CCH}	Quiescent supply current	$V_{CC} = 5.5\text{V}; \text{Outputs High}, V_i = \text{GND}$ or V_{CC}		0.50	1.5		1.5	mA
I_{CCL}		$V_{CC} = 5.5\text{V}; \text{Outputs Low}, V_i = \text{GND}$ or V_{CC}		9	19		19	mA
I_{CCZ}		$V_{CC} = 5.5\text{V}; \text{Outputs 3-State}; V_i = \text{GND}$ or V_{CC}		0.50	1.5		1.5	mA
ΔI_{CC}	Additional supply current per input pin ² 74ABT161543	$V_{CC} = 5.5\text{V}; \text{one input at } 3.4\text{V}, \text{other inputs at } V_{CC}$ or GND		5.0	100		100	μA
ΔI_{CC}	Additional supply current per input pin ² 74ABTH161543	$V_{CC} = 5.5\text{V}; \text{one input at } 3.4\text{V}, \text{other inputs at } V_{CC}$ or GND		0.20	1		1	mA

NOTES:

- Not more than one output should be tested at a time, and the duration of the test should not exceed one second.
- This is the increase in supply current for each input at 3.4V.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying the power.
- This parameter is valid for any V_{CC} between 0V and 2.1V, with a transition time of up to 10msec. From $V_{CC} = 2.1\text{V}$ to $V_{CC} = 5\text{V} \pm 10\%$ a transition time of up to 100 μsec is permitted.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543
74ABTH161543

AC CHARACTERISTICS

GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$

SYMBOL	PARAMETER	WAVEFORM	LIMITS					UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$			$T_{\text{amb}} = -40 \text{ to } +85^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 0.5\text{V}$		
			MIN	TYP	MAX	MIN	MAX	
t_{PLH} t_{PHL}	Propagation delay nAx to nBx, nBx to nAx	2	1.2 1.0	2.5 2.2	3.4 2.9	1.2 1.0	3.9 3.5	ns
t_{PLH} t_{PHL}	Propagation delay LEBA to nAx, LEAB to nBx	1 2	1.2 1.2	3.0 2.6	4.1 3.5	1.2 1.2	5.1 4.1	ns
t_{PHL}	MRba to nAx, MRab to nBx	6	1.2	2.6	3.4	1.2	4.2	ns
t_{PZH} t_{PZL}	Output enable time OEBA to nAx, OEAB to nBx	4 5	1.4 1.4	3.3 3.4	4.4 4.4	1.4 1.4	5.5 5.6	ns
t_{PHZ} t_{PLZ}	Output disable time OEBA to nAx, OEAB to nBx	4 5	1.4 1.4	3.5 2.7	4.8 3.5	1.4 1.4	5.4 4.0	ns
t_{PZH} t_{PZL}	Output enable time EBA to nAx, EAB to nBx	4 5	1.4 1.4	3.4 3.5	4.4 4.4	1.4 1.4	5.6 5.7	ns
t_{PHZ} t_{PLZ}	Output disable time EBA to nAx, EAB to nBx	4 5	1.3 1.3	3.5 2.7	4.4 3.5	1.3 1.3	5.4 4.0	ns

AC SETUP REQUIREMENTS

GND = 0V, $t_R = t_F = 2.5\text{ns}$, $C_L = 50\text{pF}$, $R_L = 500\Omega$


SYMBOL	PARAMETER	WAVEFORM	LIMITS			UNIT
			$T_{\text{amb}} = +25^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V}$		$T_{\text{amb}} = -40 \text{ to } +85^\circ\text{C}$ $V_{\text{CC}} = +5.0\text{V} \pm 0.5\text{V}$	
			MIN	TYP	MIN	
$t_s(\text{H})$ $t_s(\text{L})$	Setup time nAx to LEAB, nBx to LEBA	3	1.5 2.0	-0.3 0.1	1.5 2.0	ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time nAx to LEAB, nBx to LEBA	3	1.5 2.0	-0.1 0.1	1.5 2.0	ns
$t_s(\text{H})$ $t_s(\text{L})$	Setup time nAx to EAB, nBx to EBA	3	1.5 2.0	-0.1 0.2	1.5 2.0	ns
$t_h(\text{H})$ $t_h(\text{L})$	Hold time nAx to EAB, nBx to EBA	3	1.5 2.0	-0.1 -0.1	1.5 2.0	ns
$t_w(\text{L})$	Latch enable pulse width, Low	3	4.0	2.0	4.0	ns
$t_w(\text{L})$	MR Pulse width, Low	6	3.0	1.0	3.0	ns

16-bit latched transceiver with dual enable and master reset (3-State)


74ABT161543
74ABTH161543

AC WAVEFORMS


$V_M = 1.5V$, $V_{IN} = GND$ to $3.0V$




Waveform 1. Propagation Delay For Inverting Output




Waveform 4. 3-State Output Enable Time to High Level and Output Disable Time from High Level



Waveform 2. Propagation Delay For Non-inverting Output




Waveform 5. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level



NOTE: The shaded areas indicate when the input is permitted to change for predictable output performance.

Waveform 3. Data Setup and Hold Times and Latch Enable Pulse Width




Waveform 6. Master Reset Pulse Width, Master Reset to Output Delay


16-bit latched transceiver with dual enable and master reset (3-State)

74ABT161543
74ABTH161543

TEST CIRCUIT AND WAVEFORMS



Test Circuit for 3-State Outputs



$V_M = 1.5V$
Input Pulse Definition

SWITCH POSITION

TEST	SWITCH
t_{PLZ}	closed
t_{pZL}	closed
All other	open

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.

FAMILY	INPUT PULSE REQUIREMENTS				
	Amplitude	Rep. Rate	t_W	t_R	t_F
74ABT/H16	3.0V	1MHz	500ns	2.5ns	2.5ns

S400018