




▼ Simple Drive Requirement

▼ Fast Switching Performance


▼ RoHS Compliant

**Description**

The Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The SO-8 package is universally preferred for all commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

N-CH	BV_{DSS}	40V
	$R_{DS(ON)}$	36mΩ
	I_D	5.8A
P-CH	BV_{DSS}	-40V
	$R_{DS(ON)}$	72mΩ
	I_D	-4.1A

**Absolute Maximum Ratings**

Symbol	Parameter	Rating		Units
		N-channel	P-channel	
V_{DS}	Drain-Source Voltage	40	-40	V
V_{GS}	Gate-Source Voltage	± 16	± 20	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current ³	5.8	-4.2	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current ³	4.7	-3.3	A
I_{DM}	Pulsed Drain Current ¹	20	-20	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	2		W
	Linear Derating Factor	0.016		W/°C
T_{STG}	Storage Temperature Range	-55 to 150		°C
T_J	Operating Junction Temperature Range	-55 to 150		°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Thermal Resistance Junction-ambient ³	Max.	°C/W

**N-CH Electrical Characteristics@T_j=25°C(unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250uA	40	-	-	V
ΔBV _{DSS} /ΔT _j	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I _D =1mA	-	0.03	-	V/°C
R _{DS(ON)}	Static Drain-Source On-Resistance ²	V _{GS} =10V, I _D =5A	-	-	36	mΩ
		V _{GS} =4.5V, I _D =3A	-	-	42	mΩ
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250uA	0.8	-	2.5	V
g _f	Forward Transconductance	V _{DS} =5V, I _D =5A	-	5	-	S
I _{DSS}	Drain-Source Leakage Current (T _j =25°C)	V _{DS} =40V, V _{GS} =0V	-	-	1	uA
	Drain-Source Leakage Current (T _j =70°C)	V _{DS} =32V, V _{GS} =0V	-	-	25	uA
I _{GSS}	Gate-Source Leakage	V _{GS} =±16V	-	-	±30	uA
Q _g	Total Gate Charge ²	I _D =5A	-	7.5	12	nC
Q _{gs}	Gate-Source Charge	V _{DS} =30V	-	1.5	-	nC
Q _{gd}	Gate-Drain ("Miller") Charge	V _{GS} =4.5V	-	3.3	-	nC
t _{d(on)}	Turn-on Delay Time ²	V _{DS} =20V	-	4.5	-	ns
t _r	Rise Time	I _D =1A	-	7	-	ns
t _{d(off)}	Turn-off Delay Time	R _G =3.3Ω, V _{GS} =10V	-	19	-	ns
t _f	Fall Time	R _D =20Ω	-	4.6	-	ns
C _{iss}	Input Capacitance	V _{GS} =0V	-	590	940	pF
C _{oss}	Output Capacitance	V _{DS} =25V	-	90	-	pF
C _{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	50	-	pF
R _g	Gate Resistance	f=1.0MHz	-	1.8	2.7	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V _{SD}	Forward On Voltage ²	I _S =1.5A, V _{GS} =0V	-	-	1.3	V
t _{rr}	Reverse Recovery Time	I _S =5A, V _{GS} =0V	-	18	-	ns
Q _{rr}	Reverse Recovery Charge	dl/dt=100A/μs	-	15	-	nC

**P-CH Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=-250\mu\text{A}$	-40	-	-	V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_j$	Breakdown Voltage Temperature Coefficient	Reference to $25^\circ\text{C}, I_{\text{D}}=-1\text{mA}$	-	-0.02	-	$\text{V}/^\circ\text{C}$
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=-10\text{V}, I_{\text{D}}=-4\text{A}$	-	-	72	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}, I_{\text{D}}=-2\text{A}$	-	-	92	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=-250\mu\text{A}$	-0.8	-	-2.5	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=-5\text{V}, I_{\text{D}}=-4\text{A}$	-	4	-	S
I_{DSS}	Drain-Source Leakage Current ($T_j=25^\circ\text{C}$)	$V_{\text{DS}}=-40\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-1	μA
	Drain-Source Leakage Current ($T_j=70^\circ\text{C}$)	$V_{\text{DS}}=-32\text{V}, V_{\text{GS}}=0\text{V}$	-	-	-25	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_{\text{D}}=-4\text{A}$	-	7	12	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=-30\text{V}$	-	1.3	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=-4.5\text{V}$	-	3.5	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time ²	$V_{\text{DS}}=-20\text{V}$	-	6	-	ns
t_r	Rise Time	$I_{\text{D}}=-1\text{A}$	-	8	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_G=3.3\Omega, V_{\text{GS}}=-10\text{V}$	-	24	-	ns
t_f	Fall Time	$R_D=20\Omega$	-	7	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	450	720	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=-25\text{V}$	-	80	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	60	-	pF
R_g	Gate Resistance	$f=1.0\text{MHz}$	-	5.6	8.4	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=-1.5\text{A}, V_{\text{GS}}=0\text{V}$	-	-	-1.3	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=-4\text{A}, V_{\text{GS}}=0\text{V}$	-	22	-	ns
Q_{rr}	Reverse Recovery Charge	$dI/dt=-100\text{A}/\mu\text{s}$	-	14	-	nC

Notes:

1. Pulse width limited by Max. junction temperature.
2. Pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$.
3. Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10\text{sec}$; $135^\circ\text{C}/\text{W}$ when mounted on min. copper pad.



N-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. On-Resistance vs. Drain Current



N-Channel




Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Transfer Characteristics




Fig 12. Gate Charge Waveform



AP4521GEM

P-Channel




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. On-Resistance v.s. Gate Voltage




Fig 4. Normalized On-Resistance v.s. Junction Temperature




Fig 5. Forward Characteristic of Reverse Diode




Fig 6. On-Resistance vs. Drain Current

P-Channel
