



MX66V2000

Low Power/Voltage 512k x 8 CMOS SRAM

FEATURES

- Wide operation voltage

2.4V ~ 5.5V

- Low power consumption

V_{cc}=3.0V 20mA (Max.) write current
2mA (Max.) read current
1µA (Typ.) CMOS standby current

V_{cc}=5.0V 30mA (Max.) write current
5mA (Max.) read current
1µA (Typ.) CMOS standby current

- High speed access time

70ns (Max.)

- Input levels are CMOS-compatible
- Automatic power down when chip is deselected
- Three state outputs
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE1, CE2, and OE options
- All I/O pins are 3V tolerant


DESCRIPTION

The MX66V2000 is a high performance, low power CMOS Static Random Access Memory organized as 262,144 words by 8 bits and operates from a wide range of 5.0Volts to 3.0Volts supply voltage. Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.1µA and maximum access time of 70ns in 3.3V operation. Easy memory expansion is provided by an active LOW chip enable(CE1), an active HIGH chip enable (CE2), and active LOW output enable (OE) and three-state output drivers.


The MX66V2000 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The MX66V2000 is available in the JEDEC standard 32 pin 600mil Plastic DIP, 525mil Plastic SOP, and 8mmx13.4mm TSOP, and 8mmx20mm TSOP.

PIN CONFIGURATIONS



BLOCK DIAGRAM





MX66V2000

PIN DESCRIPTIONS

A₀-A₁₇ Address Input

These 18 address input select one of the 262,144 x 8-bit words in the RAM.

\overline{CE}_1 Chip Enable 1 Input

\overline{CE}_1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high-impedance state when the device is deselected.

CE₂ Chip Enable 2 Input

\overline{WE} Write Enable Input

The write enable input is active LOW and controls read and write operations. With the chip selected, when \overline{WE} is HIGH and \overline{OE} is LOW, output data will be present on the DQ pins; when \overline{WE} is LOW, the data present on the DQ pins will be written into the selected memory location.

\overline{OE} Output Enable Input

The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when \overline{OE} is inactive.

DQ₀ - DQ₇ Data Input/Output Ports

These 8 bi-directional ports are used to read data from or write data into the RAM.

V_{cc}

Power Supply

GND

Ground

TRUTH TABLE

MODE	\overline{WE}	\overline{CE}_1	CE ₂	\overline{OE}	I/O OPERATION	V _{cc} CURRENT
Not Selected	X	H	X	X	High Z	I _{CCSB} , I _{CCSBI}
(Power Down)	X	X	L	X	High Z	I _{CCSB} , I _{CCSBI}
Output Disabled	H	L	H	H	High Z	I _{CC}
Read	H	L	H	L	D _{OUT}	I _{CC}
Write	L	L	H	X	D _{IN}	I _{CC}

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
V _{TERM}	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
T _{BIAS}	Temperature Under Bias	-10 to +125	°C
T _{STG}	Storage Temperature	-60 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	V _{cc}
Commercial	0°C to +70°C	2.4V - 5.5V

CAPACITANCE⁽¹⁾ (T_A = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{DQ}	Input/Output Capacitance	V _{IO} = 0V	8	pF

1. This parameter is guaranteed and not tested.



DC ELECTRICAL CHARACTERISTICS (over the operating range)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾		-0.5	—	0.2V _{CC}	V
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		0.8V _{CC}	—	5.5	V
I _{IL}	Input Leakage Current	V _{CC} = Max, V _{IN} = 0V to V _{CC}	—	—	1	uA
I _{OL}	Output Leakage Current	V _{CC} = Max, $\overline{CE1} = V_{IH}$, or CE2 = V _{IL} , or $\overline{OE} = V_{IH}$, V _{I/O} = 0V to V _{CC}	—	—	1	uA
V _{OL}	Output Low Voltage	V _{CC} = Max, I _{OL} = 2mA	—	—	0.4	V
V _{OIH}	Output High Voltage	V _{CC} = Min, I _{OIH} = -1mA	2.4	—	30	V
I _{CC}	Operating Power Supply Current	V _{CC} = Max, $\overline{CE1} = V_{IL}$, or CE2 = V _{IH} , I _{OQ} = 0mA, F = F _{max} ⁽³⁾	—	—	20	mA
I _{CCSB}	Standby Power Supply Current	V _{CC} = Max, $\overline{CE1} = V_{IH}$, or CE2 = V _{IL} , I _{OQ} = 0mA,	—	—	1	mA
I _{CCSD1}	Power Down Supply Current	V _{CC} = Max, $\overline{CE1} \geq V_{CC} - 0.2V$, CE2 $\geq 0.2V$ V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	—	3	30	uA


1. Typical characteristics are at V_{CC} = 3.3V, T_A = 25°C.
2. These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.
3. F_{MAX} = 1/t_{RC}.

DATA RETENTION CHARACTERISTICS (T_A = 0°C to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{CE1} \geq V_{CC} - 0.2V$, CE2 $\leq 0.2V$, V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	1.5	—	—	V
I _{CCDR}	Data Retention Current	$\overline{CE1} \geq V_{CC} - 0.2V$, CE2 $\leq 0.2V$, V _{IN} $\geq V_{CC} - 0.2V$ or V _{IN} $\leq 0.2V$	—	0.05	10	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	—	—	ns
t _R	Operation Recovery Time		T _{RC} ⁽²⁾	—	—	ns

1. V_{CC} = 2.2V, T_A = + 25°C
2. t_{RC} = Read Cycle Time

LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CE1}$ Controlled)




LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)



AC TEST CONDITIONS

Input Pulse Levels	$V_{cc} / 0V$
Input Rise and Fall Times	5ns
Input and Output Timing Reference Level	0.5V _{cc}

AC TEST LOADS AND WAVEFORMS



KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE: STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE 'OFF' STATE

AC ELECTRICAL CHARACTERISTICS (over the operating range)


READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	MX66V2000-70			MX66V2000-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{RC}	Read Cycle Time	70	—	—	100	—	—	ns
t_{AVQV}	t_{AA}	Address Access Time	—	—	70	—	—	100	ns
t_{ELQV}	t_{ACS1}	Chip Select Access Time (CE1)	—	—	70	—	—	100	ns
t_{EHQV}	t_{ACS2}	Chip Select Access Time (CE2)	—	—	70	—	—	100	ns
t_{CLQV}	t_{OE}	Output Enable to Output Valid	—	—	50	—	—	60	ns
t_{ELQX}	t_{CLZ1}	Chip Select to Output Low Z (CE1)	10	—	—	15	—	—	ns
t_{EHQX}	t_{CLZ2}	Chip Select to Output Low Z (CE2)	10	—	—	15	—	—	ns
t_{CLQX}	t_{OLZ}	Output Enable to Output in Low Z	10	—	—	15	—	—	ns
t_{ELHQZ}	t_{CHZ1}	Chip Deselect to Output in High Z (CE1)	0	—	35	0	—	40	ns
t_{EHQZ}	t_{CHZ2}	Chip Deselect to Output in High Z (CE2)	0	—	35	0	—	40	ns
t_{CHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	—	30	0	—	35	ns
t_{AXQX}	t_{OH}	Output Disable to Output Address Change	10	—	—	15	—	—	ns


1. Typical characteristics are at $V_{cc} = 3.3V$, $T_A = 25^\circ C$.

SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

1. \overline{WE} is high for read Cycle.
2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
3. Address valid prior to or coincident with $\overline{CE1}$ transition low and/or $CE2$ transition high.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500mV$ from steady state with $C_L = 5pF$ as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.



AC ELECTRICAL CHARACTERISTICS (over the operating range)


WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	MX66V2000-70			MX66V2000-10			UNIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t_{AVAX}	t_{WC}	Write Cycle Time	70	—	—	100	—	—	ns
t_{ELLWH}	t_{CW}	Chip Select to End of Write	70	—	—	100	—	—	ns
t_{AVWL}	t_{AS}	Address Set up Time	0	—	—	0	—	—	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	70	—	—	100	—	—	ns
t_{WLWH}	t_{WP}	Write Pulse Width	50	—	—	70	—	—	ns
t_{WHAX}	t_{WRI}	Write Recovery Time (CE1, WE)	0	—	—	0	—	—	ns
t_{E2LAX}	t_{WR2}	Write Recovery Time (CE2)	0	—	—	0	—	—	ns
t_{WLQZ}	t_{WHZ}	Write to Output in High Z	0	—	30	—	—	40	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	30	—	—	40	—	—	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0	—	—	0	—	—	ns
t_{GHQZ}	t_{OEZ}	Output Disable to Output in High Z	0	—	30	0	—	40	ns
t_{WHQX}	t_{OW}	End of Write to Output Active	5	—	—	10	—	—	ns


1. Typical characteristics are at $V_{CC} = 3.3V$, $T_A = 25^\circ C$.

SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (1)



WRITE CYCLE2 (1,6)



NOTES:


1. \overline{WE} must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of $\overline{CE1}$ and CE2 active and \overline{WE} low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of $\overline{CE1}$ or \overline{WE} going high or CE2 going low at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the $\overline{CE1}$ low transition or the CE2 high transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
6. \overline{OE} is continuously low ($OE = V_L$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If $\overline{CE1}$ is low and CE2 is high during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500mV$ from steady state with $C_L = 5pF$ as shown in Figure 1b. The parameter is guaranteed but not 100% tested.
11. T_{CW} is measured from the later of $\overline{CE1}$ going low or CE2 going high to the end of write.



MX66V2000


PIN CONFIGURATIONS (cont.)

32-Pin Plastic TSOP (Normal Pinouts)



Suffix-TC, STC in the package identifier

32-Pin Plastic TSOP (Reverse Pinouts)



Suffix-TRC, STRC in the package identifier

ORDERING INFORMATION

SPEED (ns)	ORDERING PART NUMBER	PACKAGE		TEMPERATURE RANGE
		TYPE	REFERENCE NO.	
70 / 100	MX66LV2000PC- 70 / 100	PDIP-32PIN	P32-1	0° C to + 70° C
70 / 100	MX66LV2000SC- 70 / 100	SOP-32PIN	S32-1	0° C to + 70° C
70 / 100	MX66LV2000TC- 70 / 100	TSOP-32PIN	T32-1	0° C to + 70° C
70 / 100	MX66LV2000TRC- 70 / 100	TSOP-32PIN(R)	TR32-1	0° C to + 70° C
70 / 100	MX66LV2000STC- 70 / 100	STSOP-32PIN	ST32-1	0° C to + 70° C
70 / 100	MX66LV2000STRC- 70 / 100	STSOP-32PIN(R)	STR32-1	0° C to + 70° C
70 / 100	MX66LV2000PI- 70 / 100	PDIP-32PIN	P32-1	-40° C to + 85° C
70 / 100	MX66LV2000SI- 70 / 100	SOP-32PIN	S32-1	-40° C to + 85° C
70 / 100	MX66LV2000TI- 70 / 100	TSOP-32PIN	T32-1	-40° C to + 85° C
70 / 100	MX66LV2000TRI- 70 / 100	TSOP-32PIN(R)	TR32-1	-40° C to + 85° C
70 / 100	MX66LV2000STI- 70 / 100	STSOP-32PIN	ST32-1	-40° C to + 85° C
70 / 100	MX66LV2000STRI- 70 / 100	STSOP-32PIN(R)	STR32-1	-40° C to + 85° C