



TWO-CHANNEL SYNCHRO/RESOLVER-TO-DIGITAL CONVERTERS

AVAILABLE AS RADIATION HARDENED
IN RAD-PAK™ TECHNOLOGY BY
SPACE ELECTRONICS INC.

DESCRIPTION

The SD-14620 Series converters are small, low-cost, two-channel hybrid synchro- or resolver-to-digital converters based on a single-chip monolithic. The SD-14620XS option offers synthesized reference circuitry to correct for phase shifts between the reference and signal inputs. The two channels are independent but share the digital output and +5 VDC power pins. The package is 54-pin ceramic, yet is the size of a 28-pin DDIP.

Resolution programming allows selection of 10-, 12-, 14- or 16-bit modes. This feature allows selection of either low-resolution for fast tracking or higher resolution for higher accuracy.

The velocity outputs (VEL A, VEL B) of the SD-14620 Series, which can be

used to replace a tachometer, are ±4 V signals referenced to analog ground.

The SD-14620 Series also offers Built-In-Test outputs for each channel (BIT-A, BIT-B). The converters are available with operating temperature ranges of 0°C to +70°C, -40°C to +85°C and -55°C to +125°C. MIL-PRF-38534 processing is available.

APPLICATIONS

With its low-cost, small size, high accuracy and versatile performance, the SD-14620 Series converters are ideal for use in modern high-performance military, commercial and space position control systems. Typical applications include radar antenna positioning, motor control, robotics, navigation and fire control systems.

NEW

FEATURES

- Synthesized Reference Option
- 1 Minute Accuracy Available ("S" Option only)
- Single +5 V Power Supply
- 10-, 12-, 14- or 16-Bit Programmable Resolution
- Small 54-Pin Ceramic Package
- BIT Output
- Velocity Output Replaces Tachometer
- High Reliability Single Chip Monolithic
- -55°C to +125°C Operating Temperature Range
- MIL-PRF-38534 Processing Available




FIGURE 1. SD-14620 BLOCK DIAGRAM (ONE CHANNEL)

TABLE 1. SD-14620 SERIES SPECIFICATIONS (EACH CHANNEL)

These specs apply over the rated power supply, temperature, and reference frequency ranges; 10% signal amplitude variation, and 10% harmonic distortion

ence frequency ranges; 10% signal amplitude variation, and 10% narmonic distortion.						
PARAMETER	UNIT	VALUE				
RESOLUTION	Bits	programmable 10,	12, 14, or 16			
ACCURACY	Min	±1, ±2 or ±4, + 1 LSB (see TABI				
REPEATABILITY	LSB	1 max.				
DIFFERENTIAL LINEARITY	LSB	1 max.				
REFERENCE INPUT		(RH, RI	,			
Typo		Each Channel differential				
Type						
SD-14620 Voltage Range	Vrms	2 & 11.8 V UNITS 2-35	90 V UNIT 10-130			
Frequency	Hz	360 - 5K	60 (47-5K)			
Input Impedance			400 (360-5K)			
single ended	Ohm	60K	270K min.			
differential	Ohm	120K	540K min.			
Common-Mode Range	Vpeak	50, 100 transient	200, 300 transient			
SD-14620XS		100 Handletti	Joo Hansielli			
Voltage Range	Vrms	2-35	_			
Frequency	Hz	1K - 5K	_			
Input Impedance						
single ended differential	Ohm Ohm	40K 80K	_			
Common-Mode Range	Vpeak	50,	_			
		100 transient				
±Sig/Ref Phase Shift	deg.	45 max	_			
SIGNAL INPUT CHARACTERISTICS 90 V Synchro Input (L-L) Zin line-to-line Zin line-to-ground Common-Mode Voltage	Ohm Ohm V	123K 80K 180 max.				
11.8 V Synchro Input (L-L) Zin line-to-line Zin line-to-ground Common-Mode Voltage	Ohm Ohm V	52K 34K 30 max.				
11.8 V Resolver Input (L-L) Zin line-to-line Zin line-to-ground Common-Mode Voltage	Ohm Ohm V	n 70K				
2 V Direct Input (L-L) Voltage Range Max. Voltage w/o Damage Input Impedance	Vrms V Ohm	25 cont, 100 pk transient				
2 V Resolver Input (L-L) Zin single ended Zin differential Common-Mode Voltage	Ohm Ohm V	("S" option only) 11K 22K 4.9 max.				
DIGITAL INPUT/OUTPUT Logic Type INPUTS		TTL/CMOS compat Logic 0 = 0.8 V max Logic 1 = 2.0 V min Loading (per chann max P.U. current s +5 V II 5 pF max. CMOS transient p	κ. el) =10 μA ource to			

TABLE 1. SD-14620 SERIES SPECIFICATIONS (CONTINUED)						
PARAMETER	UNIT	VALUE				
DIGITAL INPUT/OUTPUT INPUTS (continued) Each Channel Resolution Control Inhibit (INH) (common)		Each Channel See TABLE 2. Logic 0 inhibits; Data stable within 0.5 μs				
Enable Bits 1 to 8 (EM) Enable Bits 9 to 16 (EL)		Logic 0 enables; Data stable within 150 ns Logic 1 = High Impedance Data High Z within 100 ns				
OUTPUTS						
Parallel Data	bits	Common to all Channels 16 parallel lines; 2 bytes nat- ural binary angle, positive logic. (see TABLE 3)				
Each Channel Built-In-Test		Each Channel Logic 0 = BIT condition. ~ ± 100 LSBs of error with a filter of 500 μs for LOS. (LOS and LOR for "S" option)				
Drive Capability	TTL	50 pF + Logic 0; 1 TTL load, 1.6 mA at 0.4 V max Logic 1; 10 TTL loads, -0.4 mA at 2.8 V min				
	CMOS	Logic 0; 100mV max. Logic 1; +5 V supply minus 100 mV min.				
VELOCITY CHARACTERISTICS		Fook Ohonnol				
(see Note 1) Polarity Voltage Range (Full Scale) Scale Factor Scale Factor TC Reversal Error Linearity Linearity (90 V/60 Hz) Zero Offset Zero Offset TC Load Noise	` '	Fach Channel Positive for increasing angle 4.0 typ. 3.5 min. 10 typ. 20 max. 100 typ. 200 max. 1 typ. 2 max. 0.5 typ. 1 max. 2 typ. 3 max. 5 typ. 10 max. 15 typ. 30 max. 20 max. 0.125 min. 2 max.				
DC ERROR (E)	V	-1.25 per +1 LSB error filtered (±3 LSB range).				
POWER SUPPLIES Nominal Voltage Voltage Tolerance Max. Voltage w/o Damage Current	V % V mA	+5 ±5 +7 60 typ. 70 max.				
TEMPERATURE RANGE Operating -30X -20X -10X Storage	္ခံ လိုလိုလို	0 to +70 -40 to +85 -55 to +125 -65 to +150				
PHYSICAL CHARACTERISTICS Size Weight	in (mm) oz (g)	1.50 x 0.78 x 0.21 (36.75 x 19.81 x 5.33) 0.66 (18.71)				

NOTES:

Refer to TABLE 4 for full-scale tracking rate.

THEORY OF OPERATION

The SD-14620 Series of converters are based upon a single chip CMOS custom monolithic. Using the latest technology, precision analog circuitry is merged with digital logic to form a complete, high-performance tracking synchro/resolver-to-digital (S/D, R/D) converter.

CONVERTER OPERATION

FIGURE 1 is the Functional Block Diagram of the SD-14620 Series. The converter operates with a single +5 VDC power supply and each channel internally generates a negative voltage of approximately 5 volts. These negative voltages are connected to pin 52 (channel "A" filter point) and pin 24 (channel "B" filter point) — see GENERAL SETUP CONSIDERATIONS.

The converter is made up of three main sections; an input frontend, an error processor, and a digital interface. The converter front-end differs for synchro, resolver and direct inputs. An electronic Scott-T is used for synchro inputs, a resolver conditioner for resolver inputs, and a sine and cosine voltage follower for direct inputs. These amplifiers feed the high accuracy Control Transformer (CT). Its other input is the 16-bit digital angle ϕ . Its output is an analog error angle, or difference angle, between the two inputs. The CT performs the ratiometric trigonometric computation of SIN θ COS ϕ - COS θ SIN ϕ = SIN(θ - ϕ) using amplifiers, switches, logic, and capacitors in precision ratios. The converter accuracy is limited by the precision of the computing elements in the CT. Ratioed capacitors are used in the CT in these converters, instead of the more conventional precision ratioed resistors. Capacitors that are used as computing elements with op-amps are sampled at a high rate to eliminate drift and the op-amp offsets.

The error processing is performed using the industry standard technique for type II tracking R/D converters. The DC error is integrated yielding a velocity voltage which in turn drives a voltage-controlled oscillator (VCO). This VCO is an incremental integrator (constant-voltage input to position-rate output) that, together with the velocity integrator, forms a type II servo feedback loop. A lead in the frequency response is introduced to stabilize the loop and a lag at a higher frequency is introduced to reduce the gain and ripple at the carrier frequency and above.

TABLE 2. RESOLUTION CONTROL (A AND B)						
RESOLUTION	В	Α				
10 bit	0	0				
12 bit	0	1				
14 bit	1	0				
16 bit	1	1				

GENERAL SET-UP CONSIDERATIONS

The following recommendations should be considered when connecting the SD-14620 Series converters:

- 1) The +5 VDC power supply input is on pin 18. For performance with the lowest amount of noise it is recommended that a 10 μ F/10 VDC (or larger) tantalum filter capacitor be connected to ground (pin 19) near the converter package.
- 2) Direct inputs are referenced to Analog Ground (A GND). Connections should made as close to the converter package as possible to minimize noise. Channel A should be referenced to A GND-A (pin 5) and Channel B should be referenced to A GND-B (pin 32).
- 3) A 47 μ F/10 V tantalum filter capacitor must be added externally from pin 52 (channel "A" filter point) to pin 19 (ground). In addition, a 47 μ F/10 Vdc tantalum filter capacitor must be added externally from pin 24 (channel "B" filter point) to pin 19 (ground).

SPECIAL FUNCTIONS PROGRAMMABLE RESOLUTION

Resolution is controlled by pins 49 and 50 for channel A; pins 21 and 22 for channel B. The resolution can be changed during converter operation, so the appropriate resolution and velocity dynamics can be changed as needed. To insure that a race condition does not exist between counting and changing the resolution, the resolution control is latched internally. Refer to TABLE 2 for Channel A and B resolution control.

BIT, (BUILT-IN-TEST)

This output is an active low logic line that will flag an internal fault condition or LOS (Loss-Of-Signal). The internal fault detector

TABLE 3. DIGITAL ANGLE OUTPUTS							
BIT	DEG/BIT	MIN/BIT					
1 (MSB ALL MODES)	180	10800					
2	90	5400					
3	45	2700					
4	22.5	1350					
5	11.25	675					
6	5.625	337.5					
7	2.813	168.75					
8	1.406	84.38					
9	0.7031	42.19					
10 (LSB 10-BIT MODE)	0.3516	21.09					
11	0.1758	10.55					
12 (LSB 12-BIT MODE)	0.0879	5.27					
13	0.0439	2.64					
14 (LSB 14-BIT MODE)	0.0220	1.32					
15	0.0110	0.66					
16 (LSB 16-BIT MODE)	0.0055	0.33					

Note: HBE enables the MSB byte and LBE enables the LSB byte.

monitors the internal loop error and, when it exceeds approximately ± 100 LSBs, will set the line to a logic 0. This condition will occur during a large-step input and will reset to a logic 1 after the converter settles out. (The $\overline{\rm BIT}$ is filtered with a 500 μs delay.) $\overline{\rm BIT}$ will set for an overvelocity condition because the converter loop can not maintain input/output sync. For the "S" option only, this output will be active low for a LOR (Loss-Of-Reference) fault condition.

NO FALSE 180° HANGUP

The converter is designed to eliminate a "false 180° reading" during instantaneous 180° step changes. This condition most often occurs when the input is "electronically switched" from a digital-to-synchro converter. If the "MSB" (or 180° bit) is "toggled" on and off, a converter without the "false 180° hangup" feature may fail to respond. The condition is artificial, as a "real" synchro or resolver cannot change its output 180° instantaneously. The condition is most often noticed during wraparound verification tests, simulations, or troubleshooting.

SYNTHESIZED REFERENCE

The synthesized reference section ("S" option) eliminates errors due to phase shift between the reference and signal inputs. Quadrature voltages in a resolver or synchro are by definition the resulting 90° fundamental signal in the nulled out error voltage (e) in the converter. Due to the inductive nature of synchros and

CR1, CR2, AND CR3 ARE 1.5kE170CA, BIPOLAR TRANSIENT VOLTAGE SUPRESSORS OR EQUIVALENT. CR4 IS A 1.5kE200C.

FIGURE 2. CONNECTIONS FOR VOLTAGE TRANSIENT SUPPRESSORS

resolvers, their output signals lead the reference input signal (RH and RL). When an uncompensated reference signal is used to demodulate the control transformer's output, quadrature voltages are not completely eliminated. As shown in FIGURE 1, the converter synthesizes its own internal reference signal based on the SIN and COS signal inputs. Therefore, the phase of the synthesized (internal) reference is determined by the signal input, resulting in reduced quadrature errors. The synthesized reference circuit also eliminates the 180 degree false error null hang up.

INTERFACING

SOLID-STATE BUFFER PROTECTION - TRANSIENT VOLTAGE SUPPRESSION


The solid-state signal and reference inputs are true differential inputs with high AC and DC common rejection, so most applications will not require units with isolation transformers. Input impedance is maintained with power off. The recurrent AC peak + DC common-mode voltage should not exceed the values in TABLE 1.

The 90 V line-to-line systems may have voltage transients which exceed the 300 V specification listed in TABLE 1. These transients can destroy the thin-film input resistor network in the hybrid. Therefore, 90 V L-L solid-state input modules may be protected by installing voltage suppressors (See FIGURE 2). Voltage transients are likely to occur whenever a synchro is switched on and off. For instance, a 1000 V transient can be generated when the primary of a CX or TX input is opened.

INHIBIT AND ENABLE TIMING

The Inhibit (NH) signal is used to freeze the digital output angle in the transparent output data latch while the data is being transferred. Application of an inhibit signal does not interfere with the continuous tracking of the converter. As shown in FIGURE 3, angular output data is valid 500 nanoseconds (maximum) after the application of the low-going Inhibit pulse.

Output angle data is enabled onto the tri-state data bus in four bytes. This Enable MSB (\overline{EM} -A or \overline{EM} -B) is used for the most significant 8 bits and Enable LSB (\overline{EL} -A or \overline{EL} -B) is used for the least significant bits. As shown in FIGURE 4, output data is valid 150 nanoseconds (maximum) after the application of a low-going






FIGURE 4. ENABLE TIMING

TABLE 4. DYNAMIC CHARACTERISTICS													
EACH CHANNEL DEVICE TYPE													
			60 Hz				400 Hz			"S" OPTION			
Input Frequency	Hz	47 - 5K			360 - 5K			1K - 5K					
Bandwidth (Closed Loop)	Hz		1	5			!	56			150		
Ka	1/s ²	830				5	3K		110K				
A1	1/s	0.17			0.41			2.47					
A2	1/s	5K			41K			44.4K					
A	1/s	29			130			333					
В	1/s	14.5			81			166					
Resolution	BITS	10	10 12 14 16		10	12	14	16	10	12	14	16	
Tracking Rate (rps)													
typical	rps	32	8	2	0.5	160	40	10	2.5	160	40	10	2.5
minimum	rps	25.6	6.4	1.6	0.4	128	32	8	2	128	32	8	2
Acceleration (1 LSB lag)	deg/s ²	720	180	45	11.3	5950	1490	372	93	39K	9760	2440	610
Settling Time (179° step max)	msec	400	500	1100	2500	90	100	180	360	51	78	150	232

enable pulse. The tri-state data bus returns to the high impedance state 100 nanoseconds (maximum) after the rising edge of the enable signal.

DYNAMIC PERFORMANCE

A type II servo loop ($Kv = \infty$) and very high acceleration constants give the SD-14620 superior dynamic performance.

TABLE 5. ACCURACY/RESOLUTION								
VERSION ACCURACY RESOLUTION (minutes)								
	(minutes) 10 BIT 12 BIT 14 BIT 1							
SD-1462X-XX	±4 +1 LSB ±2 +1 LSB	42.2 42.2	10.5 10.5	5.3 3.3	4.3 2.3			
SD-1462X-XS ("S" option)	±4 +1 LSB ±2 +1 LSB ±1 +1 LSB	25.1 23.1 22.1	9.3 7.3 6.3	5.3 3.3 2.3	4.3 2.3 * 1.3			

^{* 1.3} minute accuracy available for "S" option only. Inclusive of 1 bit of jitter.

TRANSFER FUNCTION AND BODE PLOT

The dynamic performance of the converter can be determined from its Functional Block Diagram (FIGURE 1), its transfer function block diagram (FIGURE 5), and its Bode Plots (open and closed loop - FIGURE 6). Values for the transfer function block can be obtained from TABLE 4.


The open loop transfer function is as follows:

Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$

where A is the gain coefficient and B is the frequency of lead compensation

ACCURACY AND RESOLUTION

TABLE 5 lists the total accuracy including quantification of the various resolutions and accuracy grades.



Open Loop Transfer Function =
$$\frac{A^2 \left(\frac{S}{B} + 1\right)}{S^2 \left(\frac{S}{10B} + 1\right)}$$
 WHERE: $A^2 = A_1 A_2$

FIGURE 5. TRANSFER FUNCTION BLOCK DIAGRAM





	TABLE 6. PINOUTS (DIP AND FLAT PACK)							
PIN	FUNCTION			PIN	FUNCTION	V		
1	S1-A(R)	S1-A(S)	N.C.	54	VEL A (Ve	. A)		
2	S2-A(R)	S2-A(S)	+COS-A(D)	53	E (DC erro	r - channel .	A)	
3	S3-A(R)	S3-A(S)	+SIN-A(D)	52	Filter Point	- channel A	1	
4	S4-A(R)	N.C.	N.C.	51	INH-A (Inh	ibit chan. A)		
5	A GND-A (an	alog gnd. cha	an. A)	50	resolution control B (chan. A)			
6	RH-A (+Ref.	Input chan. A)	49	resolution	control A (ch	nan. A)	
7	RL-A (-Ref. Ir			48	EL-A (Enal	ble LSBs ch	an. A)	
8	EM-A (Enable	e MSBs chan	. A)	47	N.C.			
9	BIT-A (Built-Ir	n-Test chan. <i>F</i>	A)	46	Bit 16 (LSE	3, 16-bit mo	de)	
10	Bit 1 (MSB)			45	Bit 8			
11	Bit 9			44	Bit 15			
12	Bit 2			43	Bit 7			
13	Bit 10 (LSB, 10-bit mode)				Bit 14 (LSB, 14-bit mode)			
14	4 Bit 3			41	Bit 6			
15	Bit 11			40	Bit 13			
16	Bit 4			39	Bit 5			
17	Bit 12 (LSB,	12-bit mode)		38	BIT-B (Built-In-Test chan. B)			
18	+5 V (Power	Supply)		37	EM-B (Enable MSBs chan. B)			
19	GND (Ground	d)		36	N.C.			
20	EL-B (Enable	LSBs chan.	B)	35	RL-B (-Ref. Input chan. B)			
21	resolution col	ntrol A (chanr	nel B)	34	RH-B (+Ref. Input chan. B)			
22	resolution control B (channel B)		33	N.C.				
23	NH-B (Inhibit - chan. B)		32	A GND-B (analog gnd. chan. B)				
24	Filter Point -	channel B		31	S4-B(R)	N.C.	N.C.	
25	E (DC error -	channel B)		30	S3-B(R)	S3-B(S)	SIN-B(D)	
26	VEL B (Veloc	ity - chan. B)		29	S2-B(R)	S2-B(S)	COS-B(D)	
27	N.C.			28	S1-B(R)	S1-B(S)	N.C.	

Notes:


- 1. (S) = Synchro; (R) = Resolver; (D) = 2 V Resolver Direct.
- 2. Connect a 47 $\mu\text{F}/10$ VDC tantalum filter cap from pins 24 to pin 19.
- 3. Connect a 47 μ F/10 VDC tantalum filter cap from pin 52 to pin 19.
- 4. Connect a 10 $\mu\text{F}/10$ VDC tantalum filter cap from pin 18 to pin 19.



Notes:

- 1. Dimensions are in inches (mm).
- 2. Lead identification numbers are for reference only
- 3. Lead cluster shall be centered within ± 0.005 (0.13) of outline dimensions. Lead spacing dimensions apply only at seating plane.
- 4. Pin material meets solderability requirements to MIL-STD-202E, Method 208C.
- 5. Case is hermetically sealed ceramic package.

FIGURE 7. SD-14620 DIP MECHANICAL OUTLINE




Notes:

- Dimensions are in inches (mm).
- 2. Lead cluster shall be centralized about case centerline within ± 0.010 (± 0.254).

FIGURE 8. SD-14620 FLAT PACK MECHANICAL OUTLINE

ORDERING INFORMATION



*Standard DDC Processing with burn-in and full temperature test — see table below.

STANDARD DDC PROCESSING					
TEST	MIL-STD-883				
IESI	1014	CONDITION(S)			
INSPECTION	2009, 2010, 2017, and 2032	_			
SEAL	1014	A and C			
TEMPERATURE CYCLE	1010	С			
CONSTANT ACCELERATION	2001	А			
BURN-IN	1015, Table 1	_			

The information in this data sheet is believed to be accurate; however, no responsibility is assumed by Data Device Corporation for its use, and no license or rights are granted by implication or otherwise in connection therewith.

Specifications are subject to change without notice.



105 Wilbur Place, Bohemia, New York 11716-2482

For Technical Support - 1-800-DDC-5757 ext. 7402 or 7413

Headquarters - Tel: (631) 567-5600 ext. 7402 or 7413, Fax: (631) 567-7358

West Coast - Tel: (714) 895-9777, Fax: (714) 895-4988 **Southeast -** Tel: (703) 450-7900, Fax: (703) 450-6610

United Kingdom - Tel: +44-(0)1635-811140, Fax: +44-(0)1635-32264

Ireland - Tel: +353-21-341065, Fax: +353-21-341568

France - Tel: +33-(0)1-41-16-3424, Fax: +33-(0)1-41-16-3425 Germany - Tel: +49-(0)8141-349-087, Fax: +49-(0)8141-349-089

Sweden - Tel: +46-(0)8-54490044, Fax +46-(0)8-7550570 **Japan -** Tel: +81-(0)3-3814-7688, Fax: +81-(0)3-3814-7689

World Wide Web - http://www.ddc-web.com



H1-06/00-0 PRINTED IN THE U.S.A.