

# PRFI IMINARY

Notice: This is not a final specification. Some parametric limits are subject to change.

R8C/33C Group RENESAS MCU

REJ03B0284-0001 Rev.0.01 Sep. 01, 2009

## 1. Overview

## 1.1 Features

The R8C/33C Group of single-chip MCUs incorporates the R8C CPU core, employing sophisticated instructions for a high level of efficiency. With 1 Mbyte of address space, and it is capable of executing instructions at high speed. In addition, the CPU core boasts a multiplier for high-speed operation processing.

Power consumption is low, and the supported operating modes allow additional power control. These MCUs are designed to maximize EMI/EMS performance.

Integration of many peripheral functions, including multifunction timer and serial interface, reduces the number of system components.

The R8C/33C Group has data flash (1 KB × 4 blocks) with the background operation (BGO) function.

## 1.1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer equipment, etc.

## 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/33C Group.

Table 1.1 Specifications for R8C/33C Group (1)

Item	Function	Specification		
CPU		R8C CPU core		
CPU	Central processing	Number of fundamental instructions: 89		
	unit			
		• Minimum instruction execution time:		
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)		
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)		
		Multiplier: 16 bits × 16 bits → 32 bits		
		<ul> <li>Multiply-accumulate instruction: 16 bits x 16 bits + 32 bits → 32 bits</li> </ul>		
		Operation mode: Single-chip mode (address space: 1 Mbyte)		
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/33C Group.		
	flash			
Power Supply	Voltage detection	Power-on reset		
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage		
Detection		detection 1 selectable)		
I/O Ports	Programmable I/O	Input-only: 1 pin		
	ports	CMOS I/O ports: 27, selectable pull-up resistor		
		High current drive ports: 27		
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,		
	circuits	XCIN clock oscillation circuit (32 kHz),		
		High-speed on-chip oscillator (with frequency adjustment function),		
		Low-speed on-chip oscillator		
		Oscillation stop detection: XIN clock oscillation stop detection function		
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16		
		Low power consumption modes:		
		Standard operating mode (high-speed clock, low-speed clock, high-speed		
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode		
		Real-time clock (timer RE)		
Interrupts		Number of interrupt vectors: 69		
·		• External Interrupt: 7 (INT × 3, Key input × 4)		
		Priority levels: 7 levels		
Watchdog Time	er	• 14 bits x 1 (with prescaler)		
		Reset start selectable		
		Low-speed on-chip oscillator for watchdog timer selectable		
DTC (Data Tra	nsfer Controller)	• 1 channel		
,	,	Activation sources: 23		
		Transfer modes: 2 (normal mode, repeat mode)		
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)		
		Timer mode (period timer), pulse output mode (output level inverted every		
		period), event counter mode, pulse width measurement mode, pulse period		
		measurement mode		
	Timer RB	8 bits x 1 (with 8-bit prescaler)		
		Timer mode (period timer), programmable waveform generation mode (PWM		
		output), programmable one-shot generation mode, programmable wait one-		
		shot generation mode		
	Timer RC	16 bits x 1 (with 4 capture/compare registers)		
		Timer mode (input capture function, output compare function), PWM mode		
		(output 3 pins), PWM2 mode (PWM output pin)		
	Timer RE	8 bits x 1		
		Real-time clock mode (count seconds, minutes, hours, days of week), output		
		compare mode		

Specifications for R8C/33C Group (2) Table 1.2

Item	Function	Specification		
Serial	UART0, UART1	Clock synchronous serial I/O/UART x 2 channel		
Interface	UART2	Clock synchronous serial I/O/UART, I <sup>2</sup> C mode (I <sup>2</sup> C-bus), multiprocessor communication function		
Synchronous S	Serial	1 (shared with I <sup>2</sup> C-bus)		
Communication	n Unit (SSU)			
I <sup>2</sup> C bus		1 (shared with SSU)		
LIN Module		Hardware LIN: 1 (timer RA, UART0)		
A/D Converter		10-bit resolution × 12 channels, includes sample and hold function, with sweep mode		
D/A Converter		8-bit resolution x 2 circuits		
Comparator B		2 circuits		
Flash Memory		<ul> <li>Programming and erasure voltage: VCC = 2.7 to 5.5 V</li> </ul>		
		Programming and erasure endurance: 10,000 times (data flash)		
		1,000 times (program ROM)		
		Program security: ROM code protect, ID code check		
		Debug functions: On-chip debug, on-board flash rewrite function		
		Background operation (BGO) function		
Operating Fred Voltage	quency/Supply	f(XIN) = 20 MHz (VCC = 2.7 to 5.5 V) f(XIN) = 5 MHz (VCC = 1.8 to 5.5 V)		
Current Consu	mption	Typ. 6.5 mA (VCC = 5.0 V, f(XIN) = 20 MHz) Typ. 3.5 mA (VCC = 3.0 V, f(XIN) = 10 MHz) Typ. 3.5 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)) Typ. 2.0 $\mu$ A (VCC = 3.0 V, stop mode)		
Operating Amb	pient Temperature	-20 to 85°C (N version) -40 to 85°C (D version) (1)		
Package		32-pin LQFP		
		Package code: PLQP0032GB-A (previous code: 32P6U-A)		

Note:
 1. Specify the D version if D version functions are to be used.

#### 1.2 **Product List**

Table 1.3 lists Product List for R8C/33C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/33C Group.

Table 1.3 **Product List for R8C/33C Group** 

Current of Sep. 2009

Part No.	ROM Capacity		RAM	Package Type	Remarks	
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Nemarks	
R5F21331CNFP (D)	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	N version	
R5F21332CNFP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A		
R5F21334CNFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A		
R5F21335CNFP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A		
R5F21336CNFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A		
R5F21331CDFP (D)	4 Kbytes	1 Kbyte × 4	512 bytes	PLQP0032GB-A	D version	
R5F21332CDFP (D)	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLQP0032GB-A		
R5F21334CDFP (D)	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLQP0032GB-A		
R5F21335CDFP (D)	24 Kbytes	1 Kbyte × 4	2 Kbytes	PLQP0032GB-A		
R5F21336CDFP (D)	32 Kbytes	1 Kbyte × 4	2.5 Kbytes	PLQP0032GB-A		

(D): Under development




Figure 1.1 Part Number, Memory Size, and Package of R8C/33C Group

## 1.3 Block Diagram

Figure 1.2 shows a Block Diagram.




Figure 1.2 Block Diagram

## 1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.




Figure 1.3 Pin Assignment (Top View)

Table 1.4 Pin Name Information by Pin Number

				I/O	Pin Functions for	Periphe	eral Modu	ules
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	SSU	I <sup>2</sup> C bus	A/D Converter, D/A Converter, Comparator B
1		P4_2						VREF
2	MODE							
3	RESET							
4	XOUT(/XCOUT)	P4_7						
5	VSS/AVSS							
6	XIN(/XCIN)	P4_6						
7	VCC/AVCC							
8		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
9		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
10		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
11		P3_3	ĪNT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
12		P2_2		(TRCIOD)				
13		P2_1		(TRCIOC)				
14		P2_0	(INT1)	(TRCIOB)				
15		P3_1		(TRBO)				
16		P4_5	ĪNT0		(RXD2/SCL2)			ADTRG
17		P1_7	ĪNT1	(TRAIO)				IVCMP1
18		P1_6			(CLK0)			IVREF1
19		P1_5	(INT1)	(TRAIO)	(RXD0)			
20		P1_4		(TRCCLK)	(TXD0)			
21		P1_3	KI3	TRBO (/TRCIOC)				AN11
22		P1_2	KI2	(TRCIOB)				AN10
23		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
24		P1_0	KI0	(TRCIOD)				AN8
25		P0_7		(TRCIOC)				AN0/DA1
26		P0_6		(TRCIOD)				AN1/DA0
27		P0_5		(TRCIOB)				AN2
28		P0_4		TREO (/TRCIOB)		_		AN3
29		P0_3		(TRCIOB)	(CLK1)			AN4
30		P0_2		(TRCIOA/ TRCTRG)	(RXD1)	_		AN5
31		P0_1		(TRCIOA/ TRCTRG)	(TXD1)			AN6
32		P0_0		(TRCIOA/ TRCTRG)				AN7

Note:

1. Can be assigned to the pin in parentheses by a program.

#### 1.5 **Pin Functions**

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	_	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins <sup>(1)</sup> . To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	- 1	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD1, RXD2	I	Serial data input pins
	TXD0, TXD1, TXD2	0	Serial data output pins
	CTS2	- 1	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
Ì	SSCK	I/O	Clock I/O pin
l			

I: Input

O: Output

I/O: Input and output

Notes:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter and D/A converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	AD external trigger input pin
D/A converter	DA0, DA1	0	D/A converter output pins
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_2, P3_1, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input O: Output I/O: Input and output

# 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

#### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### Address Registers (A0 and A1) 2.2

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32bit address register (A1A0).

#### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

#### 2.4 **Interrupt Table Register (INTB)**

INTB is a 20-bit register that indicates the starting address of an interrupt vector table.

#### 2.5 **Program Counter (PC)**

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

#### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

#### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 Zero Flag (Z)

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

#### 2.8.4 Sign Flag (S)

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.

### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

#### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

#### 2.8.9 **Processor Interrupt Priority Level (IPL)**

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 **Reserved Bit**

If necessary, set to 0. When read, the content is undefined.

R8C/33C Group 3. Memory

## 3. Memory

## 3.1 R8C/33C Group


Figure 3.1 is a Memory Map of R8C/33C Group. The R8C/33C Group has a 1-Mbyte address space from addresses 00000h to FFFFh. The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 32-Kbyte internal ROM area is allocated addresses 08000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. The starting address of each interrupt routine is stored here.

The internal ROM (data flash) is allocated addresses 03000h to 03FFFh.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2.5-Kbyte internal RAM area is allocated addresses 00400h to 00DFFh. The internal RAM is used not only for data storage but also as a stack area when a subroutine is called or when an interrupt request is acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh and 02C00h to 02FFFh. Peripheral function control registers are allocated here. All unallocated spaces within the SFRs are reserved and cannot be accessed by users.



## Notes:

- 1. Data flash indicates block A (1 Kbyte), block B (1 Kbyte), block C (1 Kbyte), and block D (1 Kbyte).
- 2. The blank areas are reserved and cannot be accessed by users.

Address 0YYYYh 0F000h	Address ZZZZZh	Size	Address 0XXXXh
0F000h			
01 00011	_	512 bytes	005FFh
0E000h	_	1 Kbyte	007FFh
0C000h	_	1.5 Kbytes	009FFh
0A000h	-	2 Kbytes	00BFFh
08000h	-	2.5 Kbytes	00DFFh
	0C000h 0A000h	0C000h - 0A000h -	0E000h         -         1 Kbyte           0C000h         -         1.5 Kbytes           0A000h         -         2 Kbytes

Figure 3.1 Memory Map of R8C/33C Group

## **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.12 list the special function registers and Table 4.13 lists the ID Code Areas and Option Function Select Area.

Table 4.1 SFR Information (1) (1)

Address	Register	Symbol	After Reset
0000h			
0001h			
0002h			
0003h			
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	00101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h	Module Standby Control Register	MSTCR	00h
0009h	System Clock Control Register 3	CM3	00h
000Ah	Protect Register	PRCR	00h
000Bh	Reset Source Determination Register	RSTFR	0XXXXXXXb (2)
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDTC	00111111b
0010h	Trateriaeg Timor Control Register	***************************************	001111115
0010h			
0011h			+
0012H			
0013h			
0014h 0015h	High Speed On Chip Oscillator Control Bogistor 7	FRA7	When objecting
	High-Speed On-Chip Oscillator Control Register 7	FRA/	When shipping
0016h 0017h			
0018h			
0019h			
001Ah			
001Bh		0000	
001Ch	Count Source Protection Mode Register	CSPR	00h
			10000000b <sup>(3)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			
0023h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0024h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0025h	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0026h	On-Chip Reference Voltage Control Register	OCVREFCR	00h
0027h			
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When Shipping
002Ah	High-Speed On-Chip Oscillator Control Register 5	FRA5	When Shipping
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When Shipping
002Dh		110.0	····o·· o···ippiiig
002Dh		-	
002Eh			
002En	High-Speed On-Chip Oscillator Control Register 3	FRA3	When shipping
0030h	Voltage Monitor Circuit Control Register	CMPA	00h
0030h	Voltage Monitor Circuit Edge Select Register	VCAC	001-
0031h	Totago monitor on our Eago ocidot Negister	VOAG	UUN
0032H	Voltage Detect Register 1	VCA1	00001000b
	Voltage Detect Register 1  Voltage Detect Register 2		
0034h	Vollage Detect Register 2	VCA2	00h <sup>(4)</sup>
			00100000b <sup>(5)</sup>
0035h			
0036h	Voltage Detection 1 Level Select Register	VD1LS	00000111b
0037h			
0038h	Voltage Monitor 0 Circuit Control Register	VW0C	1100X010b <sup>(4)</sup>
			1100X011b (5)

# X: Undefined Notes: 1. The

- The blank areas are reserved and cannot be accessed by users.

  The CWR bit in the RSTFR register is set to 0 after power-on and voltage monitor 0 reset. Hardware reset, Software reset, or watchdog timer 2. reset does not affect this bit.
- The CSPROINI bit in the OFS register is set to 0. 3.
- The LVDAS bit in the OFS register is set to 1.
- The LVDAS bit in the OFS register is set to 0.

SFR Information (2) (1) Table 4.2

Table 4.2	SFR Information (2) (1)		
Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h	, , ,		
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h		111010	
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
0048h	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Bh	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b XXXXXX000b
004Dh 004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
		SSUIC / IICIC	XXXXX000b XXXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	33010 / 11010	^^^^
0050h		0.710	1,000,000
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	UART0 Receive Interrupt Control Register	SORIC	XXXXX000b
0053h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0054h	UART1 Receive Interrupt Control Register	S1RIC	XXXXX000b
0055h			
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INTOIC	XX00X000b
005Eh	UART2 Bus Collision Detection Interrupt Control Register	U2BCNIC	XXXXX000b
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			1
006Dh			<u> </u>
006Eh			<u> </u>
006Fh		-	<u> </u>
0070h			
0070h			+
0071h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0072H	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0073h	voilago monitor 2 interrupt control register	V GIVII ZIG	777770000
0074H			+
0075h			+
0076fi 0077h			-
0077h 0078h			+
			+
0079h			+
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (3) (1) Table 4.3

Address	Register	Symbol	After Reset
0080h	DTC Activation Control Register	DTCTL	00h
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0088h	DTC Activation Enable Register 0	DTCEN0	00h
0089h	DTC Activation Enable Register 1	DTCEN1	00h
008Ah	DTC Activation Enable Register 2	DTCEN2	00h
008Bh	DTC Activation Enable Register 3	DTCEN3	00h
008Ch			
008Dh	DTC Activation Enable Register 5	DTCEN5	00h
008Eh	DTC Activation Enable Register 6	DTCEN6	00h
008Fh			
0090h			
0091h			
0092h			
0093h			
0094h			
0094H			
0095h			
0096h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UARTO Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A2h	OAKTO Hansinik buller Kegister	001B	XXh
00A3h	LIADTO Transmit/Dessive Central Desister O	U0C0	00001000b
	UART0 Transmit/Receive Control Register 0		
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART2 Transmit/Receive Mode Register	U2MR	00h
00A9h	UART2 Bit Rate Register	U2BRG	XXh
00AAh	UART2 Transmit Buffer Register	U2TB	XXh
00ABh	<b>1</b>		XXh
00ACh	UART2 Transmit/Receive Control Register 0	U2C0	00001000b
00ADh	UART2 Transmit/Receive Control Register 1	U2C1	00000010b
00AEh	UART2 Receive Buffer Register	U2RB	XXh
00AEn	- CANTE RECORD Build Register	OZIND	XXh
	UART2 Digital Filter Function Select Register	URXDF	00h
00B0h	OAN12 Digital Filler Function Select Register	UKADE	UUII
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h			
00B9h			
00BAh			
00BBh	UART2 Special Mode Register 5	U2SMR5	00h
00BCh	UART2 Special Mode Register 4	U2SMR4	00h
00BDh	UART2 Special Mode Register 3	U2SMR3	000X0X0Xb
		LLISCMDS	X0000000b
00BEh 00BFh	UART2 Special Mode Register 2 UART2 Special Mode Register	U2SMR2 U2SMR	X0000000b

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (4) (1) Table 4.4

Address	Register	Symbol	After Reset
00C0h	A/D Register 0	AD0	XXXh
00C1h			000000XXb
00C2h	A/D Register 1	AD1	XXh
00C3h	,		000000XXb
00C4h	A/D Register 2	AD2	XXh
00C5h			000000XXb
00C6h	A/D Register 3	AD3	XXh
00C7h	1 / V Z T togistor o	7.20	000000XXb
00C8h	A/D Register 4	AD4	XXh
00C9h	1	7.5	000000XXb
00CAh	A/D Register 5	AD5	XXh
00CBh	1 / V D Trogistion o	7.50	000000XXb
00CCh	A/D Register 6	AD6	XXh
00CDh	177D Register 6	7.50	000000XXb
00CEh	A/D Register 7	AD7	XXh
00CFh	A/D (register /	ADI	000000XXb
00D0h			000000XXD
00D0H			
00D2h			
00D3h	A/D Mada Dagistor	40400	00h
00D4h	A/D Mode Register	ADMOD	00h
00D5h	A/D Input Select Register	ADINSEL	11000000b
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h	D/A0 Register	DA0	00h
00D9h	D/A1 Register	DA1	00h
00DAh			
00DBh			
00DCh	D/A Control Register	DACON	00h
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E1h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E8H	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h	D + D4 D;	55.4	0.01
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh			
00EDh			
00EEh			
00EFh			
00F0h			
00F1h		1	
00F2h			
00F3h			
00F4h		1	
00F5h			
00F6h			
00F7h			
00F8h		+	
00F9h		+	<u> </u>
00F9h		+	
00FBh			
00FCh			
00FDh			
00FEh			
00FFh		· · · · · · · · · · · · · · · · · · ·	

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (5) (1) Table 4.5

Address	Register	Symbol	After Reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h	LIN Control Register 2	LINCR2	00h
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010Bh	Timer RB Mode Register	TRBMR	00h
010Ch	Timer RB Prescaler Register	TRBPRE	FFh
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh	, ,		
0110h			
0111h			
0111h			
0112h			
0113h			
0114II 0115h			
0116h			
0116h			
0117h 0118h	Timer DE Cooped Data Register / Counter Data Desister	TRESEC	00h
	Timer RE Second Data Register / Counter Data Register		
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h	Timer RC Mode Register	TRCMR	01001000b
0121h	Timer RC Control Register 1	TRCCR1	00h
0122h	Timer RC Interrupt Enable Register	TRCIER	01110000b
0123h	Timer RC Status Register	TRCSR	01110000b
0124h	Timer RC I/O Control Register 0	TRCIOR0	10001000b
0125h	Timer RC I/O Control Register 1	TRCIOR1	10001000b
0126h	Timer RC Counter	TRC	00h
0127h			00h
0128h	Timer RC General Register A	TRCGRA	FFh
0129h			FFh
012Ah	Timer RC General Register B	TRCGRB	FFh
012Bh			FFh
012Ch	Timer RC General Register C	TRCGRC	FFh
012Dh	j		FFh
012Eh	Timer RC General Register D	TRCGRD	FFh
012Fh			FFh
0130h	Timer RC Control Register 2	TRCCR2	00011000b
0130h	Timer RC Digital Filter Function Select Register	TRCDF	00011000B
013111 0132h	Timer RC Output Master Enable Register	TRCOER	01111111b
0132h	Timer RC Trigger Control Register	TRCOLK	00h
0133h	Timor ito myger control register	TROADOR	0011
0134n			
0135h			
0136h			
0138h			
0139h			
013Ah			
013Bh			
013Ch			
013Dh			
013Eh			
013Fh			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	. rogisto:	Cy	7.11.0. 11.0001
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
0143h			
014An			
014Dh			
014Dh			
014Eh			
014EII			
014711			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
01604	LIADTA Tananasit/Danasita Mada Danista		
0160h	UART1 Transmit/Receive Mode Register	U1MR	00h
0161h	UART1 Bit Rate Register	U1BRG	XXh
0161h 0162h	UART1 Transmit/Receive Mode Register  UART1 Bit Rate Register  UART1 Transmit Buffer Register	U1BRG U1TB	XXh XXh
0161h	UART1 Bit Rate Register UART1 Transmit Buffer Register	U1BRG U1TB	XXh XXh XXh
0161h 0162h 0163h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0	U1BRG U1TB	XXh XXh XXh 00001000b
0161h 0162h 0163h 0164h 0165h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b
0161h 0162h 0163h 0164h 0165h 0166h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0	XXh XXh XXh 00001000b
0161h 0162h 0163h 0164h 0165h 0166h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0165h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Fh	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Fh 016Fh 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ch 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Ch 0170h 01771h 0172h 0173h 0174h 0175h 0176h 0177h 0177h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0177h 0173h 0174h 0175h 0176h 0177h 01778h 01778h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0178h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h 01774h 01775h 01776h 01777h 0178h 0179h 0179h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0177h 0178h 0179h 0179h 0178h 0179h 017Ah 017Bh	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0172h 0173h 0174h 01778h 01778h 01778h 0178h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0163h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0179h 0178h 0179h 017Ah 017Ah	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh
0161h 0162h 0162h 0163h 0164h 0165h 0166h 0167h 0168h 0169h 016Ch 016Bh 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0179h 0170h 0170h	UART1 Bit Rate Register UART1 Transmit Buffer Register  UART1 Transmit/Receive Control Register 0  UART1 Transmit/Receive Control Register 1	U1BRG U1TB U1C0 U1C1	XXh XXh XXh 00001000b 00000010b XXh

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (7) (1) Table 4.7

Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RB/RC Pin Select Register	TRBRCSR	00h
0182h	Timer RC Pin Select Register 0	TRCPSR0	00h
0183h	Timer RC Pin Select Register 1	TRCPSR1	00h
0184h			
0185h			
0186h			
0187h			
0188h	UART0 Pin Select Register	U0SR	00h
0189h	UART1 Pin Select Register	U1SR	00h
018Ah	UART2 Pin Select Register 0	U2SR0	00h
018Bh	UART2 Pin Select Register 1	U2SR1	00h
018Ch	SSU/IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h	· ·		
0191h			
0192h			
0193h	SS Bit Counter Register	SSBR	11111000b
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFh
0195h	SS Transmit Data Register H	SSTDRH	FFh
0195h 0196h		SSRDR / ICDRR	FFh
	SS Receive Data Register L / IIC bus Receive Data Register (2)		
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
0198h	SS Control Register H / IIC bus Control Register 1 (2)	SSCRH / ICCR1	00h
0199h	SS Control Register L / IIC bus Control Register 2 (2)	SSCRL / ICCR2	01111101b
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000b
019Dh	SS Mode Register 2 / Slave Address Register (2)	SSMR2 / SAR	00h
019Eh	33 Mode Register 27 Stave Address Register (=)	OOMINE / OF AIR	0011
019En			
01A0h			
01A011			
01A111			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			
01B2h	Flash Memory Status Register	FST	10000X00b
01B3h			
01B4h	Flash Memory Control Register 0	FMR0	00h
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h			
01BAh			
01BBh			
01BCh			
01BDh			
01BEh			
01BFh			
	÷		-

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.

SFR Information (8) (1) Table 4.8

	. ,		1 10 5
Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	Triadicas Materi Interrupt Register 1	TOWN AD I	XXh
			AAII
01C6h			0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh		+	+
01CDh			-
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			1
01D3h		†	†
01D4h		+	+
01D4n		+	+
		+	+
01D6h		<u> </u>	
01D7h			
01D8h		<u> </u>	
01D9h			
01DAh			
01DBh			1
01DCh		+	+
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h		+	+
			-
01E5h		_	
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			1
01EBh		<del> </del>	+
01ECh		+	+
01EDh		+	+
		<del> </del>	+
01EEh		<u> </u>	
01EFh			
01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01F1h	Port P2 Drive Capacity Control Register	P2DRR	00h
01F2h	Drive Capacity Control Register 0	DRR0	00h
01F3h	Drive Capacity Control Register 1	DRR1	00h
01F4h	2 Sapasily Control Register 1	-1000	+ 55.1
01F4II	Input Threshold Control Register 0	VLT0	00h
01F6h	Input Threshold Control Register 1	VLT1	00h
01F7h			
01F8h	Comparator B Control Register 0	INTCMP	00h
01F9h			
01FAh	External Input Enable Register 0	INTEN	00h
01FBh	· · · · · · · · · · · · · · · · · · ·	1	1
01FCh	INT Input Filter Select Register 0	INTF	00h
	man impact intel deletit Neglatel to	11111	0011
01FDh	Manufact Frakla Daviston O	IZIENI	LOOK.
01FEh	Key Input Enable Register 0	KIEN	00h
01FFh			
Villadafiaad			

Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (9) (1) Table 4.9

abic 4.5	of it information (5)		
Address	Register	Symbol	After Reset
2C00h	DTC Transfer Vector Area		XXh
2C01h	DTC Transfer Vector Area		XXh
2C02h	DTC Transfer Vector Area		XXh
2C03h	DTC Transfer Vector Area		XXh
2C04h	DTC Transfer Vector Area		XXh
2C05h	DTC Transfer Vector Area		XXh
2C06h	DTC Transfer Vector Area		XXh
2C07h	DTC Transfer Vector Area		XXh
2C08h	DTC Transfer Vector Area		XXh
2C09h	DTC Transfer Vector Area		XXh
2C0Ah	DTC Transfer Vector Area		XXh
:	DTC Transfer Vector Area		XXh
<u>:</u>	DTC Transfer Vector Area		XXh
2C3Ah	DTC Transfer Vector Area		XXh
2C3Bh	DTC Transfer Vector Area		XXh
2C3Ch	DTC Transfer Vector Area		XXh
2C3Dh	DTC Transfer Vector Area		XXh
2C3Eh	DTC Transfer Vector Area		XXh
2C3Fh	DTC Transfer Vector Area		XXh
2C40h	DTC Control Data 0	DTCD0	XXh
2C41h			XXh
2C42h			XXh
2C43h			XXh
2C44h			XXh
2C45h			XXh
2C46h			XXh
2C47h			XXh
2C48h	DTC Control Data 1	DTCD1	XXh
2C49h			XXh
2C4Ah			XXh
2C4Bh			XXh
2C4Ch			XXh
2C4Dh			XXh
2C4Eh			XXh
2C4Fh			XXh
2C50h	DTC Control Data 2	DTCD2	XXh
2C51h			XXh
2C52h			XXh
2C53h			XXh
2C54h			XXh
2C55h			XXh
2C56h			XXh
2C57h			XXh
2C58h	DTC Control Data 3	DTCD3	XXh
2C59h			XXh
2C5Ah			XXh
2C5Bh			XXh
2C5Ch			XXh
2C5Dh			XXh
2C5Eh			XXh
2C5Fh			XXh
2C60h	DTC Control Data 4	DTCD4	XXh
2C61h			XXh
2C62h			XXh
2C63h			XXh
			XXh
2C64h	1		XXh
2C65h			XXh
			AAII
2C65h			XXh
2C65h 2C66h	DTC Control Data 5	DTCD5	XXh XXh
2C65h 2C66h 2C67h	DTC Control Data 5	DTCD5	XXh
2C65h 2C66h 2C67h 2C68h	DTC Control Data 5	DTCD5	XXh XXh
2C65h 2C66h 2C67h 2C68h 2C69h 2C6Ah	DTC Control Data 5	DTCD5	XXh XXh XXh XXh
2C65h 2C66h 2C67h 2C68h 2C69h	DTC Control Data 5	DTCD5	XXh XXh XXh
2C65h 2C66h 2C67h 2C68h 2C69h 2C6Ah 2C6Bh 2C6Ch	DTC Control Data 5	DTCD5	XXh XXh XXh XXh XXh XXh
2C65h 2C66h 2C67h 2C68h 2C69h 2C6Ah 2C6Bh	DTC Control Data 5	DTCD5	XXh XXh XXh XXh XXh XXh XXh

X: Undefined Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) (1) **Table 4.10** 

Table 4.10	` '		
Address	Register	Symbol	After Reset
2C70h	DTC Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h		DT0D=	XXh
2C78h	DTC Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah 2C7Bh			XXh XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
2C80h	DTC Control Data 8	DTCD8	XXh
2C81h	DTC CONITOL Data o	D 1 C D 0	XXh
2C82h			XXh
2C83h	1		XXh
2C84h	1		XXh
2C85h	1		XXh
2C86h	1		XXh
2C87h			XXh
2C88h	DTC Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h	DTC Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh XXh
2C96h			XXh
2C97h 2C98h	DTC Control Data 11	DTCD11	XXh
2C99h	DTC Control Data 11	ысы	XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh	1		XXh
2C9Fh	1		XXh
2CA0h	DTC Control Data 12	DTCD12	XXh
2CA1h	1		XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
2CA8h	DTC Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh 2CAEh			XXh
			XXh XXh
2CAFh			\^\I

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (11) (1) **Table 4.11** 

14510 4.1	or it information (11)		
Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h			XXh
2CB2h			XXh
2CB3h	]		XXh
2CB4h			XXh
2CB5h	1		XXh
2CB6h			XXh
2CB7h	†		XXh
2CB8h	DTC Control Data 15	DTCD15	XXh
2CB9h	B 10 Control Bata 10	D10D10	XXh
2CBAh	-		XXh
2CBBh	4		XXh
2CBCh			XXh
2CBDh			XXh
2CBEh			XXh
2CBFh			XXh
2CC0h	DTC Control Data 16	DTCD16	XXh
2CC1h			XXh
2CC2h	]		XXh
2CC3h			XXh
2CC4h	1		XXh
2CC5h	†		XXh
2CC6h	†		XXh
2CC7h	-		XXh
2CC8h	DTC Control Data 17	DTCD17	XXh
2CC9h	Die Control Data 17	БТОВТ	XXh
2CCAh	-		XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
2CCFh			XXh
2CD0h	DTC Control Data 18	DTCD18	XXh
2CD1h			XXh
2CD2h	]		XXh
2CD3h			XXh
2CD4h	1		XXh
2CD5h			XXh
2CD6h	†		XXh
2CD7h	-		XXh
2CD8h	DTC Control Data 19	DTCD19	XXh
2CD9h	Die Control Data 19	БТОБТ9	XXh
	4		
2CDAh	4		XXh
2CDBh	4		XXh
2CDCh	-		XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2CE0h	DTC Control Data 20	DTCD20	XXh
2CE1h			XXh
2CE2h			XXh
2CE3h			XXh
2CE4h	1		XXh
2CE5h	1		XXh
2CE6h	1		XXh
2CE7h	1		XXh
2CE8h	DTC Control Data 21	DTCD21	XXh
2CE9h	D TO CONTROL DATA 21	D10021	XXh
2CE9fi 2CEAh	4		
	4		XXh
2CEBh	-		XXh
2CECh			XXh
2CEDh			XXh
2CEEh			XXh
2CEFh			XXh
Y: Undofined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (12) (1) **Table 4.12** 

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h	]		XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh	1		XXh
2CFFh	]		XXh
2D00h			
:	<del>-</del>		
2FFFh			

X: Undefined

#### **Table 4.13 ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
: FFDBh	Option Function Select Register 2	OFS2	(Note 1)
: FFDFh	ID1		(Note 2)
: FFE3h	ID2		(Note 2)
: FFEBh	ID3		(Note 2)
: FFEFh	ID4		(Note 2)
: FFF3h	ID5		(Note 2)
: FFF7h	ID6		(Note 2)
: FFFBh	ID7		(Note 2)
: FFFFh	Option Function Select Register	OFS	(Note 1)

## Notes:


- The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.
  - When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user.
- The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.

Note:
 1. The blank areas are reserved and cannot be accessed by users.

R8C/33C Group Package Dimensions

## **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.



REVISION HISTORY	R8C/33C Group Shortsheet
------------------	--------------------------

Rev.	Date		Description	
ixev.	Date	Page	Summary	
0.01	Sep. 01, 2009	_	First Edition issued	

All trademarks and registered trademarks are the property of their respective owners.

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan protein. Before purchasing or using any Renesas products listed in this document, in the development is satisfied. The procedure is such as the development of the dev



## **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

## Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510