MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Advance Information

16K × 16 Bit Fast Synchronous Static RAM

The MCM62990 is a 262,144 bit synchronous static random access memory organized as 16,384 words of 16 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates a 16K x 16 SRAM core with advanced peripheral circuitry. Inputs to the device fall into two categories: synchronous and asynchronous. All synchronous inputs pass through positive-edge-triggered registers controlled by a single clock input (K). The synchronous inputs include all addresses, the two chip enables (SE and SE), and the synchronous write enable (SW).

Asynchronous inputs include the asynchronous byte write strobes (\overline{AWL}) and \overline{AWH} , output enable (\overline{G}) , data (DQO-DQ15), data latch enable (DL), and the clock (K). Input data can be asynchronously latched by DL to provide simplified data-in timings during write cycles.

Address and write control are registered on–chip which greatly simplifies write cycles. Dual write strobes (AWL and AWH) are provided to allow individually writeable bytes. AWE controls DQ0–DQ7, the lower bits while AWH controls DQ8–DQ15, the upper bits. In addition, the AWs allow late write cycles to be aborted if they are "false" during the low period of the clock. Dual chip enables (SE and SE) are provided allowing address decoding to be accomplished on-chip when the device is used in a dual bank mode.

An input data latch is provided. When data latch enable (DL) is high the data latches are in the transparent state. When DL is low the data latches are in the latched state. This data input latch simplifies write cycles by guaranteeing data hold time in a simple fashion.

Additional power supply pins have been utilized and placed on the package for maximum performance. In addition one set of power pins is electrically isolated from the other two and supplies power only to the output buffers. This allows connecting the output buffers to 3.3 V instead of 5.0 V if desired. If 3.3 V output levels are chosen, the output buffer impedance in the "high" state is approximately equal to the impedance in the "low" state which allows simple yet effective transmission line terminations to be achieved.

The MCM62990 will be available in a 52-pin plastic leaded chip carrier (PLCC)


Typical applications for this device are cache memory and tag RAMs, memory in systems which are pipelined and systems which require wide data bus widths and reduced parts count.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V Power Supplies for Output Buffers
- Fast Access and Cycle Times: 17/20/25 ns Max
- · Byte Writeable via Dual Write Strobes with Abort Write Capability
- Separate Data Input Latch for Simplified Write Cycles
- Clock Controlled Registered Address, Write Control, and Dual Chip Enables
- Common Data Inputs and Data Outputs
- Output Enable Controlled Three-State Outputs
- High Output Drive Capability: 85 pF/Output at Rated Access Time
- High Board Density 52-Lead PLCC Package

MCM62990



PIN ASSIGNMENT




PIN NAMES

A0-A13 Address Inputs
K Clock Input
DL Data Latch Enable
SW Synchronous Write Enable
AWL Lower Byte Async Write Strobe
AWH Upper Byte Async Write Strobe
SE Synchronous Chip Enable
SE Synchronous Chip Enable
G Asynchronous Output Enable
DQ0-DQ15 Data Input/Output
V _{CC} + 5 V Power Supply
VCCO Output Buffer Power Supply
VSSQ Output Buffer Ground
Voc. Ground
VSS Ground NC No Connect

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM



TRUTH TABLE (See Notes)

SEs	sw	AWL	AWH	DL	Ğ	Mode	Supply Current	I/O Status
F	Х	Х	Х	Х	Х	Deselected Cycle	ISB	High-Z
T	Н	Х	Х	Х	Н	Read Cycle	lcc	High-Z
T	Ŧ	Χ_	Х	Х	L	Read Cycle	lcc	Data Out
T	L	L	L	н	х	Write Cycle All Bits Transparent Data In	lcc	High-Z
T	L	Н	Н	Х	Х	Aborted Write Cycle	lcc	High-Z
T	L	L	Н	Ι	Х	Write Cycle Lower 8 Bits Transparent Data In	lcc	High-Z
Т	Ĺ	Н	Ĺ	L	Х	Write Cycle Upper 8 Bits Latched Data In	lcc	High-Z

NOTES

- OTES:

 1. X means don't care. True (T) is SE = 1 and SE = 0.

 2. Registered inputs (addresses, SW, SE, and SE) satisfy the specified setup and hold times about the rising edge of clock (K). Data-in satisfies the specified setup and hold times for DL.

 3. A transparent write cycle is defined by DL high during the write cycle.

 4. A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the
- specified setup and hold times.

This device contains circuitry to protect the inputs against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

This device contains circuitry that will ensure the output devices are in High Z at power up.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to Voc = Voco = 0.V)

Rating	Symbol	Value	Unit	
Power Supply Voltage	Vcc	- 0.5 to 7.0 V	٧	
Voltage Relative to VSS/VSSQ for Any Pin Except VCC and VCCQ	V _{in} . V _{out}	- 0.5 to V _{CC} + 0.5	٧	
Output Current (per I/O)	l _{out}	± 20	mA	
Power Dissipation (T _A = 70°C)	PD	2.0	w	
Temperature Under Bias	Tbias	- 10 to + 85	°C	
Operating Temperature	TA	0 to + 70	°c	
Storage Temperature	T _{sta}	- 55 to + 125	°C	

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V ± 10%, VCCQ = 5.0 V or 3.3 V ± 10%, TA = 0 to +70°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = V_{SSO} = 0 \text{ V}$)

Parameter	Symbol	Min	Тур	Max	Unit			
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	٧			
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)	Vcca•	4.5 3.0	5.0 3.3	5.5 3.6	٧			
Input High Voltage	VIH	2.2	3.0	V _{CC} + 0.3	٧			
input Low Voltage	VIL	- 0.5**	0.0	0.8	٧			

^{*}V_{CCQ} must be ≤ V_{CC} at all times, including power up.


DC CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(I)	_	_	±1.0	μА
Output Leakage Current (G = V _{IH})	lkg(O)	_	_	±1.0	μΑ
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	ICCA	_	310 290 280	360 360 360	mA
Standby Current (\overline{E} = V_{IH} , E = V_{IL} . All Inputs = V_{IL} or V_{IH} , V_{IL} = 0.0 V and V_{IH} \geq 3.0 V, I_{out} = 0 mA, Cycle Time \geq t_{KHKH} min)	ISB	_	50	80	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOL			0.4	٧
Output High Voltage (I _{OH} = - 4.0 mA)	VOH	2.4	_	<u> </u>	٧

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Тур	Max	Unit
Input Capacitance (All Pins Except DQ0-DQ15)	C _{in}	4	6	pF
Input/Output Capacitance (DQ0-DQ15)	C _{I/O}	8	10	ρF

CAPACITIVE LOAD EQUIVALENT RESISTANCE



85 pF load is equivalent to a 50 Ω termination

^{**}V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

7

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } +70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

Input Timing Measurement Reference Level 1.5 V	Output Timing Reference Level
Input Pulse Levels 0 to 3.0 V	Output Load See Figure 1A Unless Otherwise Noted
Input Rise/Fall Time 3 ns	


READ AND WRITE CYCLE TIMING (See Notes 1 and 2)

		MCM62990-17		MCM62990-20		MCM62990-25			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Cycle Times Clock High to Clock High	tkHKH	17	_	20	_	25	_	ns	
Access Times Clock High to Output Valid Output Enable Low to Output Valid	tkHQV tGLQV	=	17 6	=	20 8	=	25 10	ns	3
Aborted Write Cycles Clock Low to Asynchronous Write Strobes (AWL, AWH) High	†KLAWxH	_	0	_	0	_	0	ns	
Clock High to AWx Invalid	¹ KHAW×L	2		2		2			Ļ
Output Buffer Control Asynchronous Output Enable (G) High to Output High Z	^t GHQZ	2	6	2	8	2	10	ns	4
G Low to Output Low Z Reads:	†GLQX	2	_	2		2	-		4
Clock (K) High to Output Low Z After Deselect or Write	tkHQX1	8	-	8	-	8	-		4
Data Out Hold After Clock High Writes:	tkHQX2	5	-	5	-	5	-		
K High to Output High Z After Read	tkHQZ	3	10	3	10	3	12		4
Clock Clock High Time Clock Low Time	†KHKL †KLKH	4 8	=	4 10	-	4 10	=	ns	
Setup Time Address Valid to Clock High Synchronous Write (SW) Valid to Clock High Synchronous Enables (SE, SE) Valid to Clock High	tavkh tswvkh tsevkh	3 3 3	-	3 3 3	- -	3 3 3	-	ns	5 5 5
Writes: Data-In Valid to CLock High AWL, AWH Low to Clock High Data Latch:	[†] DVKH [†] AWxLKH	6 6	_	6 6	=	7	<u>-</u>		1, 5 5
Data-In Valid to DL Low	†DVDLL	2	_	2	-	2	_		2, 5
Hold Times Clock High to Address Invalid Clock High to SW Invalid Clock High to SE, SE Invalid Writes:	tKHAX tKHSWX tKHSEX	2 3 3	_ 	2 3 3	=	2 3 3	_ 	ns	5 5 5
writes: Clock High to <u>Data</u> -In Invalid Clock High to <u>AWL</u> , <u>AWH</u> High Clock High to DL High Data Latch:	tKHDX tKHAWxH tKHDLH	2 2 2	=	2 2 2	=	2 2 2	_ _ _		1, 5 5 2, 5
Data Laten: DL Low to Data-In Invalid DL High to Clock High	†DLLDX †DLHKH	2 6	_	2 6	_	2 7	_		2, 5 2, 5


NOTES:

- 1. A transparent write cycle is defined by DL high during the write cycle.
- 2. A latched write cycle is defined by DL transitioning low during the write cycle and satisfying the specified hold time for the rising edge of clock
- 3. Into rated load of 85 pF equivalent resistive load (see Figure 1A).
- 4. Transition is measured ± 500 mV from steady-state voltage with output load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, t_{KHQZ} is less than t_{KHQX} and t_{GHQZ} is less than t_{GLQX} for a given device.
- This is a synchronous device. All synchronous inputs must meet the specified setup and hold times with stable logic levels for ALL rising edges of clock (K) or falling edges of data latch enable (DL).


READ CYCLES



READ — UNLATCHED WRITE — READ CYCLES



WRITE CYCLES



AC TEST LOADS





Figure 1A

Figure 1B

ORDERING INFORMATION (Order by Full Part Number)



Full Part Number - MCM62990FN17 MCM62990FN20 MCM62990FN25)