

## FDS6912A

### Dual N-Channel, Logic Level, PowerTrench™ MOSFET




#### General Description

These N-Channel Logic Level MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize the on-state resistance and yet maintain superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss and fast switching are required.

#### Features

- 6 A, 30 V.  $R_{DS(ON)} = 0.028 \Omega$  @  $V_{GS} = 10$  V  
 $R_{DS(ON)} = 0.035 \Omega$  @  $V_{GS} = 4.5$  V.
- Fast switching speed.
- Low gate charge (typical 9 nC).
- High performance trench technology for extremely low  $R_{DS(ON)}$ .
- High power and current handling capability.




#### Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	FDS6912A	Units
$V_{DSS}$	Drain-Source Voltage	30	V
$V_{GSS}$	Gate-Source Voltage	$\pm 20$	V
$I_D$	Drain Current - Continuous - Pulsed	6	A
		20	
$P_D$	Power Dissipation for Single Operation (Note 1a)	2	W
	(Note 1b)	1.6	
	(Note 1c)	0.9	
$T_J, T_{STG}$	Operating and Storage Temperature Range	-55 to 150	°C


#### THERMAL CHARACTERISTICS

$R_{JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°C/W
$R_{AC}$	Thermal Resistance, Junction-to-Case (Note 1)	40	°C/W


**Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>OFF CHARACTERISTICS</b>						
$\text{BV}_{\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_D = 250 \mu\text{A}$	30			V
$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		23		$\text{mV } ^\circ\text{C}$
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 24 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ $T_J = 55^\circ\text{C}$		1	$10 \mu\text{A}$	$\mu\text{A}$
$I_{\text{GSSF}}$	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			100	nA
$I_{\text{GSSR}}$	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}$ , $V_{\text{DS}} = 0 \text{ V}$			-100	nA
<b>ON CHARACTERISTICS</b> (Note 2)						
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250 \mu\text{A}$	1	1.5	3	V
$\Delta V_{\text{GS(th)}}/\Delta T_J$	Gate Threshold Voltage Temp. Coefficient	$I_D = 250 \mu\text{A}$ , Referenced to $25^\circ\text{C}$		-4		$\text{mV } ^\circ\text{C}$
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = 10 \text{ V}$ , $I_D = 6 \text{ A}$ $T_J = 125^\circ\text{C}$	0.023	0.028		$\Omega$
		$V_{\text{GS}} = 4.5 \text{ V}$ , $I_D = 5 \text{ A}$	0.036	0.044		
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = 10 \text{ V}$ , $V_{\text{DS}} = 5 \text{ V}$	20			A
$g_{\text{FS}}$	Forward Transconductance	$V_{\text{DS}} = 15 \text{ V}$ , $I_D = 6 \text{ A}$		18		S
<b>DYNAMIC CHARACTERISTICS</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}} = 15 \text{ V}$ , $V_{\text{GS}} = 0 \text{ V}$ , $f = 1.0 \text{ MHz}$		830		pF
$C_{\text{oss}}$	Output Capacitance			185		pF
$C_{\text{rss}}$	Reverse Transfer Capacitance			80		pF
<b>SWITCHING CHARACTERISTICS</b> (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DS}} = 15 \text{ V}$ , $I_D = 1 \text{ A}$ $V_{\text{GS}} = 10 \text{ V}$ , $R_{\text{GEH}} = 6 \Omega$		6	12	ns
$t_r$	Turn - On Rise Time			10	18	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			18	29	ns
$t_f$	Turn - Off Fall Time			5	12	ns
$Q_g$	Total Gate Charge	$V_{\text{DS}} = 15 \text{ V}$ , $I_D = 7.5 \text{ A}$ , $V_{\text{GS}} = 5 \text{ V}$		9	13	nC
$Q_{\text{gs}}$	Gate-Source Charge			2.8		nC
$Q_{\text{gd}}$	Gate-Drain Charge			3.1		nC
<b>DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS</b>						
$I_s$	Maximum Continuous Drain-Source Diode Forward Current				1.3	A
$V_{\text{SD}}$	Drain-Source Diode Forward Voltage	$V_{\text{GS}} = 0 \text{ V}$ , $I_s = 1.3 \text{ A}$ (Note 2)		0.73	1.2	V
Notes:						
1. $R_{\text{gJA}}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\text{gJC}}$ is guaranteed by design while $R_{\text{gCA}}$ is determined by the user's board design.						
						
Scale 1 : 1 on letter size paper						
2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$ , Duty Cycle $\leq 2.0\%$ .						


## Typical Electrical Characteristics




**Figure 1. On-Region Characteristics.**




**Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.**




**Figure 3. On-Resistance Variation with Temperature.**



**Figure 4. On-Resistance Variation with Gate-to-Source Voltage.**



**Figure 5. Transfer Characteristics.**



**Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.**

## Typical Electrical Characteristics




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in note 1c.  
Transient thermal response will change depending on the circuit board design.