




# Reprogrammable 32K x 8 Registered PROM

## Features


- Windowed for reprogrammability
- CMOS for optimum speed/power
- High speed
  - 3 ns max. set-up
  - 35 ns clock to output
- Low power
  - 660 mW (commercial)
  - 715 mW (military)
- Programmable address latch enable input
- Optional registered/latched address inputs
- EPROM technology, 100% programmable
- Slim 300-mil, 28-pin plastic or hermetic DIP
- 5V ± 10% V<sub>CC</sub>, commercial and military
- TTL-compatible I/O
- Direct replacement for bipolar PROMs
- Capable of withstanding greater than 2001V static discharge

3  
PROMS


## Logic Block Diagram



## Pin Configurations



## LCC/PLCC (Opaque Only) Top View



## Selection Guides

		7C279-35	7C279-45	7C279-55
Maximum Access Time (ns)		35	45	55
Maximum Operating Current (mA)	Commercial	120	120	120
	Military		130	130
Maximum Standby Current (mA)	Commercial	30	30	30
	Military		40	40

### Functional Description

The CY7C279 is a high-performance 32K word by 8-bit CMOS PROM. When deselected, the CY7C279 automatically powers down into a low power standby mode. It is packaged in the slim 28-pin 300-mil package. The ceramic package may be equipped with an erasure window; when exposed to UV light, the PROM is erased and can then be reprogrammed. The memory cells utilize proven EPROM floating-gate technology and byte-wide algorithms.

The CY7C279 offers the advantages of low power, superior performance, and high programming yield. The EPROM cell requires only 12.5V for the supervoltage and low current requirements allow for gang programming. The EPROM cells allow for each memory location to be 100% tested, as each location is written into, erased, and repeatedly exercised prior to

### Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage to Ground Potential (Pin 24 to Pin 12)	- 0.5V to +7.0V
DC Voltage Applied to Outputs in High Z State	- 0.5V to +7.0V
DC Input Voltage	- 3.0V to +7.0V
DC Program Voltage (Pins 7, 18, 20)	13.0V

### Electrical Characteristics Over the Operating Range<sup>[3,4]</sup>

encapsulation. Each PROM is also tested for AC performance to guarantee that the product will meet DC and AC specification limits after customer programming.

On the 7C279, address registers are provided to easily interface with microprocessors that deliver addresses around a rising clock edge. A programmable bit is provided to select between latched and registered address inputs. The default is registered inputs, which will sample the address on the RISING EDGE of CP and load the address register. The latched address option will recognize any address changes while the ALE pin is active and load the address into the address latches on the deactivating edge of ALE. If the latched address option is selected, another programmable bit is provided for the user to select the polarity that will define ALE active, with the default being active HIGH.

UV Erasure	7258 Wsec/cm <sup>2</sup>
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

### Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	5V ±10%
Industrial <sup>[1]</sup>	- 40°C to +85°C	5V ±10%
Military <sup>[2]</sup>	- 55°C to +125°C	5V ±10%

Parameter	Description	Test Conditions	7C279-35		7C279-45, 55		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = - 2.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs	2.0	V <sub>CC</sub>	2.0	V <sub>CC</sub>	V
V <sub>IL</sub>	Input LOW Level	Guaranteed Input Logical LOW Voltage for All Inputs		0.8		0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	µA
V <sub>CD</sub>	Input Clamp Diode Voltage		Note 4				
I <sub>OZ</sub>	Output Leakage Current	0 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Output Disabled <sup>[5]</sup>	-40	+40	-40	+40	µA
I <sub>OS</sub>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0V <sup>[6]</sup>	-20	-90	-20	-90	mA
I <sub>CC</sub>	Power Supply Current	V <sub>CC</sub> = Max., CS ≥ V <sub>IH</sub> I <sub>OUT</sub> = 0 mA		120		120	mA
						130	
I <sub>SB</sub>	Standby Supply Current	V <sub>CC</sub> = Max., CE ≥ V <sub>IH</sub> I <sub>OUT</sub> = 0 mA		30		30	mA
						40	
V <sub>PP</sub>	Programming Supply Voltage		12	13	12	13	V
I <sub>PP</sub>	Programming Supply Current			50		50	mA
V <sub>IHP</sub>	Input HIGH Programming Voltage		3.0		3.0		V
V <sub>ILP</sub>	Input LOW Programming Voltage			0.4		0.4	V



#### Notes:

- Contact a Cypress representative for industrial temperature range specifications.
- T<sub>A</sub> is the "instant on" case temperature.

- See the last page of this specification for Group A subgroup testing information.
- See "Introduction to CMOS PROMs" in this Data Book for general information on testing.


**Capacitance<sup>[4]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

**AC Test Loads and Waveforms<sup>[4]</sup>**


C279-5

Equivalent to: THEVENIN EQUIVALENT



C279-7

**Switching Characteristics Over the Operating Range<sup>[3,4]</sup>**

Parameter	Description	7C279-35		7C279-45		7C279-55		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>AA</sub>	Address to Data Valid (Latched Mode)		35		45		55	ns
t <sub>CO</sub>	Clock to Output Valid (Registered Mode)		35		45		55	ns
t <sub>HZCS</sub>	Chip Select Inactive to High Z		15		20		20	ns
t <sub>ACS</sub>	Chip Select Active to Output Valid		15		20		20	ns
t <sub>AR</sub>	Address Set-up to Clock Rise (Registered Mode)	3		10		10		ns
t <sub>RA</sub>	Address Hold from Clock Rise (Registered Mode)	6		10		10		ns
t <sub>ADH</sub>	Data Hold from Clock Rise (Registered Mode)	5		5		5		ns
t <sub>SU</sub>	Address Set-up to ALE Inactive (Latched Mode)	5		10		10		ns
t <sub>HD</sub>	Address Hold from ALE Inactive (Latched Mode)	10		10		10		ns
t <sub>PU</sub>	Chip Enable Active to Power Up	0		0		0		ns
t <sub>PD</sub>	Chip Enable Inactive to Power Down		40		50		60	ns
t <sub>OH<sup>[7]</sup></sub>	Output Hold from Address Change (Latched Mode)	0		0		0		ns
t <sub>PWA</sub>	ALE Pulse Width	10		20		30		ns
t <sub>CESC</sub>	Chip Enable Set-up to Clock Rise	10		10		10		ns
t <sub>CESL</sub>	Chip Enable Set-up to Latch Close (Latch Mode)	10		10		10		ns
t <sub>LV</sub>	Output Valid from ALE Active (Latched Mode)		40		50		60	ns

**Notes:**

- For devices using the synchronous enable, the device must be clocked after applying these voltages to perform this measurement.
- For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.
- t<sub>AA</sub> and t<sub>OH</sub> apply only when the latched mode is selected.

**Architecture Configuration Bits**


Architecture Bit	Architecture Verify D <sub>7</sub> - D <sub>0</sub>		Function
ALE	D <sub>1</sub>	0 = DEFAULT	Input Registered
		1 = PGMED	Input Latched
ALEP	D <sub>2</sub>	0 = DEFAULT	ALE = Active HIGH
		1 = PGMED	ALE = Active LOW

**Bit Map**

Programmer Address (Hex.)	RAM Data
0000	Data
⋮	⋮
7FFF	Data
8000	Control Byte


Architecture Byte (8000)  
D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>  
C<sub>7</sub> C<sub>6</sub> C<sub>5</sub> C<sub>4</sub> C<sub>3</sub> C<sub>2</sub> C<sub>1</sub> C<sub>0</sub>

**Timing Diagram (Registered)<sup>[8]</sup>**



C279-8

**Timing Diagram (ALE)**



C279-9

Note:  
8. ALE is shown with positive polarity.

### Programming Information

Programming support is available from Cypress as well as from a number of third-party software vendors. For detailed programming information, including a listing of software packages, please

see the PROM Programming Information located at the end of this section. Programming algorithms can be obtained from any Cypress representative.

Table 1. Mode Selection

Mode	Pin Function <sup>[9]</sup>					
	Read or Output Disable	A <sub>14</sub> – A <sub>0</sub>	$\overline{CE}$	CS	CP/ALE	O <sub>7</sub> – O <sub>0</sub>
	Other	A <sub>14</sub> – A <sub>0</sub>	$\overline{VFY}$	PGM	V <sub>PP</sub>	D <sub>7</sub> – D <sub>0</sub>
Read		A <sub>14</sub> – A <sub>0</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	O <sub>7</sub> – O <sub>0</sub>
Output Disable		A <sub>14</sub> – A <sub>0</sub>	V <sub>IH</sub>	X	X	High Z
Program		A <sub>14</sub> – A <sub>0</sub>	V <sub>IHP</sub>	V <sub>ILP</sub>	V <sub>PP</sub>	D <sub>7</sub> – D <sub>0</sub>
Program Verify		A <sub>14</sub> – A <sub>0</sub>	V <sub>ILP</sub>	V <sub>IHP</sub> /V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> – O <sub>0</sub>
Program Inhibit		A <sub>14</sub> – A <sub>0</sub>	V <sub>IHP</sub>	V <sub>IHP</sub>	V <sub>PP</sub>	High Z
Blank Check		A <sub>14</sub> – A <sub>0</sub>	V <sub>ILP</sub>	V <sub>IHP</sub> /V <sub>ILP</sub>	V <sub>PP</sub>	O <sub>7</sub> – O <sub>0</sub>

Note:

9. X = "don't care" but not to exceed V<sub>CC</sub> ±5%.











Figure 1. Programming Pinouts

Typical DC and AC Characteristics



**Ordering Information<sup>[10]</sup>**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
35	CY7C279-35JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C279-35WC	W22	28-Lead (300-Mil) Windowed CerDIP	
45	CY7C279-45JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C279-45WC	W22	28-Lead (300-Mil) Windowed CerDIP	Military
	CY7C279-45WMB	W22	28-Lead (300-Mil) Windowed CerDIP	
55	CY7C279-55JC	J65	32-Lead Plastic Leaded Chip Carrier	Commercial
	CY7C279-55WC	W22	28-Lead (300-Mil) Windowed CerDIP	Military
	CY7C279-55WMB	W22	28-Lead (300-Mil) Windowed CerDIP	

**Note:**

10. Most of the above products are available in industrial temperature range. Contact a Cypress representative for specifications and product availability.

**MILITARY SPECIFICATIONS**

**Group A Subgroup Testing**

**DC Characteristics**

Parameter	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>I<sub>X</sub></sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB</sub>	1, 2, 3

**Switching Characteristics**

Parameter	Subgroups
t <sub>AR</sub>	7, 8, 9, 10, 11
t <sub>RA</sub>	7, 8, 9, 10, 11
t <sub>DHA</sub>	7, 8, 9, 10, 11

Document #: 38-00246