

18-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency)

Features

- 18-Mbit Density (2M x 8, 2M x 9, 1M x 18, 512K x 36)
- 450 MHz Clock for High Bandwidth
- 2-word Burst for reducing Address Bus Frequency
- Double Data Rate (DDR) Interfaces (data transferred at 900 MHz) at 450 MHz
- Available in 2.0 Clock Cycle Latency
- Two Input Clocks (K and K) for Precise DDR Timing
 □ SRAM uses rising edges only
- Echo Clocks (CQ and CQ) simplify Data Capture in High Speed Systems
- Data Valid Pin (QVLD) to indicate valid Data on the Output
- Synchronous Internally Self Timed Writes
- DDR II+ operates with 2.0 Cycle Read Latency when DOFF is asserted HIGH
- Operates similar to DDR I Device with 1 Cycle Read Latency when DOFF is asserted LOW
- Core V_{DD} = 1.8V ± 0.1V; I/O V_{DDQ} = 1.4V to V_{DD} ^[1]

 □ Supports both 1.5V and 1.8V I/O supply
- HSTL Inputs and Variable Drive HSTL Output Buffers
- Available in 165-ball FBGA Package (13 x 15 x 1.4 mm)
- Offered in both Pb-free and non Pb-free Packages
- JTAG 1149.1 compatible Test Access Port
- Phase Locked Loop (PLL) for Accurate Data Placement

Configurations

With Read cycle latency of 2.0 cycles:

CY7C11461KV18 – 2M x 8 CY7C11571KV18 – 2M x 9 CY7C11481KV18 – 1M x 18 CY7C11501KV18 – 512K x 36

Functional Description

The CY7C11461KV18, CY7C11571KV18, CY7C11481KV18, and CY7C11501KV18 are 1.8V Synchronous Pipelined SRAMs equipped with DDR II+ architecture. The DDR II+ consists of an SRAM core with advanced synchronous peripheral circuitry. Addresses for read and write are latched on alternate rising edges of the input (K) clock. Write data is registered on the rising edges of both K and K. Read data is driven on the rising edges of K and K. Each address location is associated with two 8-bit words (CY7C11461KV18), 9-bit words (CY7C11571KV18), 18-bit words (CY7C11481KV18), or 36-bit words (CY7C11501KV18) that burst sequentially into or out of the device.

Asynchronous inputs include an output impedance matching input (ZQ). Synchronous data outputs (Q, sharing the same physical pins as the data inputs D) are tightly matched to the two output echo clocks CQ/CQ, eliminating the need for separately capturing data from each individual DDR SRAM in the system design.

All synchronous inputs pass through input registers controlled by the K or K input clocks. All data outputs pass through output registers controlled by the K or K input clocks. Writes are conducted with on-chip synchronous self-timed write circuitry.


These devices are down bonded from the 65 nm 72M QDRII+/DDRII+ devices and hence have the same I_{DD}/I_{SB1} values and JTAG ID code as the equivalent 72M device options. For details refer to the application note AN53189, 65 nm Technology Interim QDRII+/DDRII+ SRAM Device Family Description.

Table 1. Selection Guide


Description		450 MHz	400 MHz	375 MHz	333 MHz	Unit
Maximum Operating Frequency	450	400	375	333	MHz	
Maximum Operating	x8	630	580	550	510	mA
Current	х9	630	580	550	510	
	x18	650	590	570	520	
	x36	820	750	710	640	



Logic Block Diagram (CY7C11461KV18)



Logic Block Diagram (CY7C11571KV18)




Note 1. The Cypress QDR-II+ devices surpass the QDR consortium specification and can support V_{DDQ} = 1.4V to V_{DD} .


Document Number: 001-53198 Rev. *E




Logic Block Diagram (CY7C11481KV18)



Logic Block Diagram (CY7C11501KV18)







Contents

Features	1
Configurations	1
Functional Description	1
Logic Block Diagram (CY7C11461KV18)	
Logic Block Diagram (CY7C11571KV18)	
Logic Block Diagram (CY7C11481KV18)	
Logic Block Diagram (CY7C11501KV18)	
Contents	
Pin Configuration	
165-Ball FBGA (13 x 15 x 1.4 mm) Pinout	
Functional Overview	
Read Operations	
Write Operations	
Byte Write Operations	
DDR Operation Depth Expansion	
Programmable Impedance	
Echo Clocks	
Valid Data Indicator (QVLD)	
PLL	
Application Example	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port—Test Clock	13
Test Mode Select (TMS)	
Test Data-In (TDI)	
Test Data-Out (TDO	
Performing a TAP Reset	
TAP Registers	
Instruction Register	
Bypass Register	
Boundary Scan Register	

TAP Instruction Set	10
IDCODE	14
SAMPLE Z	
SAMPLE/PRELOAD	14
BYPASS	
EXTEST	
EXTEST OUTPUT BUS TRISTATE	
Reserved	
TAP Electrical Characteristics	16
TAP AC Switching Characteristics	. 17
TAP Timing and Test Conditions	17
Power Up Sequence in DDR II+ SRAM	20
Power Up Sequence	
PLL Constraints	20
Maximum Ratings	21
Operating Range	21
Neutron Soft Error Immunity	21
Electrical Characteristics	21
DC Electrical Characteristics	21
AC Electrical Characteristics	
Capacitance	23
Thermal Resistance	23
Switching Characteristics	24
Switching Waveforms	25
Read/Write/Deselect Sequence	25
Ordering Information	26
Package Diagram	
Sales, Solutions, and Legal Information	27
Worldwide Sales and Design Support	
Document History Page	27



Pin Configuration

The pin configuration for CY7C11461KV18, CY7C11571KV18, CY7C11481KV18, and CY7C11501KV18 follows. [2]

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

CY7C11461KV18 (2M x 8)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	NWS ₁	K	NC/144M	LD	Α	NC/36M	CQ
В	NC	NC	NC	Α	NC/288M	K	NWS ₀	Α	NC	NC	DQ3
С	NC	NC	NC	V _{SS}	Α	Α	Α	V _{SS}	NC	NC	NC
D	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
М	NC	NC	NC	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	NC	NC
N	NC	NC	NC	V _{SS}	Α	Α	Α	V _{SS}	NC	NC	NC
Р	NC	NC	DQ7	Α	Α	QVLD	Α	Α	NC	NC	NC
R	TDO	TCK	Α	Α	А	NC	А	Α	Α	TMS	TDI

CY7C11571KV18 (2M x 9)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	NC	K	NC/144M	LD	Α	NC/36M	CQ
В	NC	NC	NC	Α	NC/288M	K	BWS ₀	Α	NC	NC	DQ3
С	NC	NC	NC	V_{SS}	Α	Α	Α	V_{SS}	NC	NC	NC
D	NC	NC	NC	V_{SS}	V _{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
E	NC	NC	DQ4	V_{DDQ}	V _{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
F	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
G	NC	NC	DQ5	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ1	NC
K	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
L	NC	DQ6	NC	V_{DDQ}	V _{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ0
M	NC	NC	NC	V_{SS}	V _{SS}	V_{SS}	V_{SS}	V_{SS}	NC	NC	NC
N	NC	NC	NC	V_{SS}	Α	Α	Α	V_{SS}	NC	NC	NC
Р	NC	NC	DQ7	Α	Α	QVLD	Α	Α	NC	NC	DQ8
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

Document Number: 001-53198 Rev. *E Page 5 of 28

Note
2. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.



Pin Configuration (continued)

The pin configuration for CY7C11461KV18, CY7C11571KV18, CY7C11481KV18, and CY7C11501KV18 follows. [2]

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout CY7C11481KV18 (1M x 18)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/72M	Α	R/W	BWS ₁	K	NC/144M	LD	Α	NC/36M	CQ
В	NC	DQ9	NC	Α	NC/288M	K	BWS ₀	Α	NC	NC	DQ8
С	NC	NC	NC	V _{SS}	Α	NC	Α	V _{SS}	NC	DQ7	NC
D	NC	NC	DQ10	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	NC	NC
E	NC	NC	DQ11	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ6
F	NC	DQ12	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	NC	DQ13	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	NC
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	NC	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ4	NC
K	NC	NC	DQ14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ3
L	NC	DQ15	NC	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
М	NC	NC	NC	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V _{SS}	NC	DQ1	NC
N	NC	NC	DQ16	V _{SS}	Α	Α	Α	V _{SS}	NC	NC	NC
Р	NC	NC	DQ17	Α	Α	QVLD	Α	Α	NC	NC	DQ0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

CY7C11501KV18 (512K x 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/144M	NC/36M	R/W	BWS ₂	K	BWS ₁	LD	Α	NC/72M	CQ
В	NC	DQ27	DQ18	Α	BWS ₃	K	BWS ₀	Α	NC	NC	DQ8
С	NC	NC	DQ28	V_{SS}	Α	NC	Α	V_{SS}	NC	DQ17	DQ7
D	NC	DQ29	DQ19	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V_{SS}	NC	NC	DQ16
E	NC	NC	DQ20	V_{DDQ}	V_{SS}	V_{SS}	V _{SS}	V_{DDQ}	NC	DQ15	DQ6
F	NC	DQ30	DQ21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ5
G	NC	DQ31	DQ22	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	NC	DQ14
Н	DOFF	V_{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	DQ32	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ13	DQ4
K	NC	NC	DQ23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	DQ12	DQ3
L	NC	DQ33	DQ24	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	NC	NC	DQ2
M	NC	NC	DQ34	V_{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	NC	DQ11	DQ1
N	NC	DQ35	DQ25	V_{SS}	Α	Α	Α	V_{SS}	NC	NC	DQ10
Р	NC	NC	DQ26	Α	Α	QVLD	Α	Α	NC	DQ9	DQ0
R	TDO	TCK	Α	Α	Α	NC	Α	Α	Α	TMS	TDI

Document Number: 001-53198 Rev. *E Page 6 of 28

Table 2. Pin Definitions

Pin Name	I/O	Pin Description
DQ _[x:0]	Input Output- Synchronous	Data Input Output Signals . Inputs are sampled on the rising edge of K and \overline{K} clocks during valid write operations. These pins drive out the requested data when the read operation is active. Valid data is driven out on the rising edge of both the K and K clocks during read operations. When read access is deselected, $Q_{[x:0]}$ are automatically tristated. CY7C11461KV18 – $DQ_{[7:0]}$ CY7C11571KV18 – $DQ_{[8:0]}$ CY7C11481KV18 – $DQ_{[17:0]}$ CY7C11501KV18 – $DQ_{[35:0]}$
LD	Input- Synchronous	Synchronous Load . Sampled on the rising edge of the K clock. This input is brought LOW when a bus cycle sequence is defined. This definition includes address and read/write direction. All transactions operate on a burst of 2 data. LD must meet the setup and hold times around edge of K.
NWS ₀ , NWS ₁	Input- Synchronous	Nibble Write Select 0, 1 – Active LOW (CY7C11461KV18 only). Sampled on the rising edge of the K and K clocks during write operations. Used to select which nibble is written into the device during the current portion of the write operations. Nibbles not written remain unaltered. $ NWS_0 \text{ controls } D_{[3:0]} \text{ and } NWS_1 \text{ controls } D_{[7:4]}. $ All the Nibble Write Selects are sampled on the same edge as the data. Deselecting a Nibble Write Select ignores the corresponding nibble of data and it is not written into the device.
BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃	Input- Synchronous	Byte Write Select 0, 1, 2, and 3 – Active LOW. Sampled on the rising edge of the K and \overline{K} clocks during write operations. Used to select which byte is written into the device during the current portion of the write operations. Bytes not written remain unaltered.
А	Input- Synchronous	Address Inputs. Sampled on the rising edge of the K clock during active read and write operations. These address inputs are multiplexed for both read and write operations. Internally, the device is organized as 2M x 8 (2 arrays each of 1M x 8) for CY7C11461KV18 and 2M x 9 (2 arrays each of 1M x 9) for CY7C11571KV18, 1M x 18 (2 arrays each of 512K x 18) for CY7C11481KV18, and 512K x 36 (2 arrays each of 256K x 36) for CY7C11501KV18.
R/W	Input- Synchronous	Synchronous Read or Write Input. When LD is LOW, this input designates the access type (read when R/W is HIGH, write when R/W is LOW) for loaded address. R/W must meet the setup and hold times around edge of K.
QVLD	Valid output indicator	Valid Output Indicator. The Q Valid indicates valid output data. QVLD is edge aligned with CQ and $\overline{\text{CQ}}$.
K	Input Clock	Positive Input Clock Input . The rising edge of K is used to capture synchronous inputs to the device and to drive out data through $Q_{[x:0]}$. All accesses are initiated on the rising edge of K.
ĸ	Input Clock	Negative Input Clock Input. \overline{K} is used to capture synchronous data being presented to the device and to drive out data through $Q_{[x:0]}$.
CQ	Echo Clock	Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24.
CQ	Echo Clock	Synchronous Echo Clock Outputs. This is a free running clock and is synchronized to the input clock (K) of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24.
ZQ	Input	Output Impedance Matching Input. This input is used to tune the device outputs to the system data bus impedance. CQ, CQ, and $Q_{[x:0]}$ output impedance are set to 0.2 x RQ, where RQ is a resistor connected between ZQ and ground. Afternatively, this pin can be connected directly to V_{DDQ} , which enables the minimum impedance mode. This pin cannot be connected directly to GND or left unconnected.



Table 2. Pin Definitions (continued)

Pin Name	I/O	Pin Description
DOFF	Input	PLL Turn Off – Active LOW . Connecting this pin to ground turns off the PLL inside the device. The timing in the PLL turned off operation differs from those listed in this data sheet. For normal operation, this pin can be connected to a pull up through a 10 K Ω or less pull up resistor. The device behaves in DDR I mode when the PLL is turned off. In this mode, the device can be operated at a frequency of up to 167 MHz with DDR I timing.
TDO	Output	TDO for JTAG.
TCK	Input	TCK Pin for JTAG.
TDI	Input	TDI Pin for JTAG.
TMS	Input	TMS Pin for JTAG.
NC	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/144M	Input	Not Connected to the Die. Can be tied to any voltage level.
NC/288M	Input	Not Connected to the Die. Can be tied to any voltage level.
V _{REF}	Input- Reference	Reference Voltage Input. Static input used to set the reference level for HSTL inputs, outputs, and AC measurement points.
V_{DD}	Power Supply	Power supply Inputs to the Core of the Device.
V _{SS}	Ground	Ground for the Device.
V_{DDQ}	Power Supply	Power Supply Inputs for the Outputs of the Device.

Document Number: 001-53198 Rev. *E Page 8 of 28



Functional Overview

The CY7C11461KV18, CY7C11571KV18, CY7C11481KV18, and CY7C11501KV18 are synchronous pipelined Burst SRAMs equipped with a DDR interface, which operates with a read latency of two cycles when DOFF pin is tied HIGH. When DOFF pin is set LOW or connected to V_{SS} , the device behaves in DDR I mode with a read latency of one clock cycle.

Accesses are initiated on the rising edge of the positive input clock (K). All synchronous input and output timing are referenced from the rising edge of the input clocks (K and K).

All synchronous data inputs $(D_{[x:0]})$ pass through input registers controlled by the rising edge of the input clocks (K and K). All synchronous data outputs $(Q_{[x:0]})$ pass through output registers controlled by the rising edge of the input clocks (K and K).

All synchronous control (R/ \overline{W} , \overline{LD} , $\overline{NWS}_{[X:0]}$, $\overline{BWS}_{[X:0]}$) inputs pass through input registers controlled by the rising edge of the input clock (K).

CY7C11481KV18 is described in the following sections. The same basic descriptions apply to CY7C11461KV18, CY7C11571KV18, and CY7C11501KV18.

Read Operations

The CY7C11481KV18 is organized internally as two arrays of 512K x 18. Accesses are completed in a burst of two sequential 18-bit data words. Read operations are initiated by asserting R/W HIGH and LD LOW at the rising edge of the positive input clock (K). The address presented to the address inputs is stored in the read address register. Following the next two K clock rise, the corresponding 18-bit word of data from this address location is driven onto the $Q_{[17:0]}$ using K as the output timing reference. On the subsequent rising edge of K, the next 18-bit data word is driven onto the $Q_{[17:0]}$. The requested data is valid 0.45 ns from the rising edge of the input clock (K and K). To maintain the internal logic, each read access must be allowed to complete. Read accesses can be initiated on every rising edge of the positive input clock (K).

When read access is deselected, the CY7C11481KV18 first completes the pending read transactions. Synchronous internal circuitry automatically tristates the output following the next rising edge of the positive input clock (K). This enables a transition between devices without the insertion of wait states in a depth expanded memory.

Write Operations

Write operations are initiated by asserting R/W LOW and \overline{LD} LOW at the rising edge of the positive input clock (K). The address presented to address inputs is stored in the write address register. On the following K clock rise, the data presented to $D_{[17:0]}$ is latched and stored into the 18-bit write data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. On the subsequent rising edge of the negative input clock (\overline{K}) the information presented to $D_{[17:0]}$ is also stored into the write data register, provided $\overline{BWS}_{[1:0]}$ are both asserted active. The 36 bits of data are then written into the memory array at the specified location. Write accesses can be initiated on every rising edge of the positive input clock (\overline{K}). Doing so pipelines the data flow such that 18 bits of data can be transferred into the device on every rising edge of the input clocks (\overline{K} and \overline{K}).

When the write access is deselected, the device ignores all inputs after the pending write operations have been completed.

Byte Write Operations

Byte write operations are supported by the CY7C11481KV18. A write operation is initiated as described in the Write Operations section. The bytes that are written are determined by BWS₀ and BWS₁, which are sampled with each set of 18-bit data words. Asserting the appropriate Byte Write Select input during the data portion of a write latches the data being presented and writes it into the device. Deasserting the Byte Write Select input during the data portion of a write enables the data stored in the device for that byte to remain unaltered. This feature can be used to simplify read, modify, or write operations to a byte write operation.

DDR Operation

The CY7C11481KV18 enables high performance operation through high clock frequencies (achieved through pipelining) and DDR mode of operation. The CY7C11481KV18 requires two No Operation (NOP) cycle during transition from a read to a write cycle. At higher frequencies, some applications require third NOP cycle to avoid contention.

If a read occurs after a write cycle, address and data for the write are stored in registers. The write information is stored because the SRAM cannot perform the last word write to the array without conflicting with the read. The data stays in this register until the next write cycle occurs. On the first write cycle after the read(s), the stored data from the earlier write is written into the SRAM array. This is called a Posted write.

If a read is performed on the same address on which a write is performed in the previous cycle, the SRAM reads out the most current data. The SRAM does this by bypassing the memory array and reading the data from the registers.

Depth Expansion

Depth expansion requires replicating the \overline{LD} control signal for each bank. All other control signals can be common between banks as appropriate.

Programmable Impedance

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and V_{SS} to allow the SRAM to adjust its output driver impedance. The value of RQ must be 5x the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of $\pm 15\%$ is between 175Ω and 350Ω , with V_{DDQ} = 1.5V. The output impedance is adjusted every 1024 cycles upon power up to account for drifts in supply voltage and temperature.

Echo Clocks

Echo clocks are provided on the DDR II+ to simplify data capture on high speed systems. Two echo clocks are gene<u>rated</u> by the DDR II+. CQ is referenced with respect to K and CQ is referenced with respect to K. These are free-running clocks and are synchronized to the input clock of the DDR II+. The timing for the echo clocks is shown in the Switching Characteristics on page 24

Document Number: 001-53198 Rev. *E Page 9 of 28

Valid Data Indicator (QVLD)

QVLD is provided on the DDR II+ to simplify data capture on high speed systems. The QVLD is generated by the DDR II+ device along with data output. This signal is also edge aligned with the echo clock and follows the timing of any data pin. This signal is asserted half a cycle before valid data arrives.

PLL

These chips use a PLL that is designed to function between 120 MHz and the specified maximum clock frequency. During power

up, when the $\overline{\text{DOFF}}$ is tied HIGH, the PLL is locked after 20 μs of stable clock. The PLL can also be reset by slowing or stopping the input clocks K and $\overline{\text{K}}$ for a minimum of 30 ns. However, it is not necessary to reset the PLL to lock to the desired frequency. The PLL automatically locks 20 μs after a stable clock is $\overline{\text{presen}}$ ted. The PLL may be disabled by applying ground to the $\overline{\text{DOFF}}$ pin. When the PLL is turned off, the device behaves in DDR I mode (with one cycle latency and a longer access time). For more information, refer to the application note, *PLL Considerations in QDRII/DDRII/QDRII+DDRII+*

Application Example

Figure 1 shows two DDR II+ used in an application.

Figure 1. Application Example




Table 3. Truth Table

The truth table for the CY7C11461KV18, CY7C11571KV18, CY7C11481KV18, and CY7C11501KV18 follows. [3, 4, 5, 6, 7, 8]

Operation	K	LD	R/W	DQ	DQ
Write Cycle: Load address; wait one cycle; input write data on consecutive K and K rising edges.	L-H	L	L	D(A) at K(t + 1) ↑	D(A+1) at \overline{K} (t + 1) \uparrow
Read Cycle: (2.0 cycle Latency) Load address; wait two cycles; read data on consecutive K and K rising edges.	L-H	L	Н	Q(A) at K(t + 2) [↑]	Q(A+1) at \overline{K} (t + 2) \uparrow
NOP: No Operation	L-H	Н	Х	High-Z	High-Z
Standby: Clock Stopped	Stopped	Х	Х	Previous State	Previous State

Table 4. Write Cycle Descriptions

The write cycle description table for CY7C11461KV18 and CY7C11481KV18 follows. [3, 9]

$\frac{\overline{\text{BWS}}_0}{\text{NWS}_0}$	BWS ₁ / NWS ₁	К	ĸ	Comments
L	L	L–H	-	During the data portion of a write sequence: CY7C11461KV18 – both nibbles ($D_{[7:0]}$) are written into the device. CY7C11481KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	L	1		During the data portion of a write sequence: CY7C11461KV18 – both nibbles ($D_{[7:0]}$) are written into the device. CY7C11481KV18 – both bytes ($D_{[17:0]}$) are written into the device.
L	Н	L–H	-	During the data portion of a write sequence: CY7C11461KV18 – only the lower nibble ($D_{[3:0]}$) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C11481KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
L	Н	1	L–H	During the data portion of a write sequence: CY7C11461KV18 – only the lower nibble ($D_{[3:0]}$) is written into the device, $D_{[7:4]}$ remains unaltered. CY7C11481KV18 – only the lower byte ($D_{[8:0]}$) is written into the device, $D_{[17:9]}$ remains unaltered.
Н	L	L–H	-	During the data portion of a write sequence: CY7C11461KV18 – only the upper nibble ($D_{[7:4]}$) is written into the device, $D_{[3:0]}$ remains unaltered. CY7C11481KV18 – only the upper byte ($D_{[17:9]}$) is written into the device, $D_{[8:0]}$ remains unaltered.
Н	L	1	L–H	During the data portion of a write sequence: CY7C11461KV18 – only the upper nibble $(D_{[7:4]})$ is written into the device, $D_{[3:0]}$ remains unaltered. CY7C11481KV18 – only the upper byte $(D_{[17:9]})$ is written into the device, $D_{[8:0]}$ remains unaltered.
Н	Н	L–H	_	No data is written into the devices during this portion of a write operation.
Н	Н	ı	L–H	No data is written into the devices during this portion of a write operation.

Notes

- 3. X = "Don't Care," H = Logic HIGH, L = Logic LOW, ↑ represents rising edge.
- 4. Device powers up deselected with the outputs in a tristate condition.
- "A" represents address location latched by the devices when transaction was initiated. A + 1 represents the address sequence in the burst.
- 6. "t" represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the "t" clock cycle.
- Data inputs are registered at K and \overline{K} rising edges. Data outputs are delivered on K and \overline{K} rising edges as well.
- Ensure that when clock is stopped K = K and C = C = HIGH. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.
 Is based on a write cycle that was initiated in accordance with the Write Cycle Descriptions table. NWS₀, NWS₁, BWS₀, BWS₁, BWS₂, and BWS₃ can be altered on different portions of a write cycle, as long as the setup and hold requirements are achieved.

Table 5. Write Cycle Descriptions

The write cycle description table for CY7C11571KV18 follows. $^{[3,\,9]}$

BWS ₀	K	K	Comments
L	L–H	-	During the data portion of a write sequence, the single byte (D _[8:0]) is written into the device.
L	1	L–H	During the data portion of a write sequence, the single byte (D _[8:0]) is written into the device.
Н	L–H	-	No data is written into the device during this portion of a write operation.
Н	-	L–H	No data is written into the device during this portion of a write operation.

Table 6. Write Cycle Descriptions

The write cycle description table for CY7C11501KV18 follows. [3, 9]

BWS ₀	BWS ₁	BWS ₂	BWS ₃	K	ĸ	Comments
L	L	L	L	L–H	-	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	L	L	L	_	L–H	During the data portion of a write sequence, all four bytes ($D_{[35:0]}$) are written into the device.
L	Н	Н	Н	L–H	-	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
L	Н	Н	Н	_	L–H	During the data portion of a write sequence, only the lower byte $(D_{[8:0]})$ is written into the device. $D_{[35:9]}$ remains unaltered.
Н	L	Н	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	L	Н	Н	_	L–H	During the data portion of a write sequence, only the byte $(D_{[17:9]})$ is written into the device. $D_{[8:0]}$ and $D_{[35:18]}$ remains unaltered.
Н	Н	L	Н	L–H	-	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	L	Н	_	L–H	During the data portion of a write sequence, only the byte $(D_{[26:18]})$ is written into the device. $D_{[17:0]}$ and $D_{[35:27]}$ remains unaltered.
Н	Н	Н	L	L–H	-	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	L	_	L–H	During the data portion of a write sequence, only the byte $(D_{[35:27]})$ is written into the device. $D_{[26:0]}$ remains unaltered.
Н	Н	Н	Н	L–H	-	No data is written into the device during this portion of a write operation.
Н	Н	Н	Н	_	L–H	No data is written into the device during this portion of a write operation.

Document Number: 001-53198 Rev. *E Page 12 of 28



IEEE 1149.1 Serial Boundary Scan (JTAG)

These SRAMs incorporate a serial boundary scan Test Access Port (TAP) in the FBGA package. This part is fully compliant with IEEE Standard #1149.1-2001. The TAP operates using JEDEC standard 1.8V I/O logic levels.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternatively be connected to V_{DD} through a pull up resistor. TDO must be left unconnected. Upon power up, the device comes up in a reset state, which does not interfere with the operation of the device.

Test Access Port—Test Clock

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left unconnected if the TAP is not used. The pin is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI pin is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information about loading the instruction register, see the TAP Controller State Diagram on page 15. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) on any register.

Test Data-Out (TDO)

The TDO output pin is used to serially clock data out from the registers. The output is active, depending upon the current state of the TAP state machine (see Instruction Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

Performing a TAP Reset

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. This Reset does not affect the operation of the SRAM and can be performed while the SRAM is operating. At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

TAP Registers

Registers are connected between the TDI and TDO pins to scan the data in and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK. Data is output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins, as shown in TAP Controller Block Diagram on page 16. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state, as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This enables shifting of data through the SRAM with minimal delay. The bypass register is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all of the input and output pins on the SRAM. Several No Connect (NC) pins are also included in the scan register to reserve pins for higher density devices.

The boundary scan register is loaded with the contents of the RAM input and output ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD, and SAMPLE Z instructions can be used to capture the contents of the input and output ring.

The Boundary Scan Order on page 19 shows the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 18.

TAP Instruction Set

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in Instruction Codes on page 18. Three of these instructions are listed as RESERVED and must not be used. The other five instructions are described in this section in detail.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO pins. To execute the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.



IDCODE

The IDCODE instruction loads a vendor-specific, 32-bit code into the instruction register. It also places the instruction register between the TDI and TDO pins and shifts the IDCODE out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register at power up or whenever the TAP controller is supplied a Test-Logic-Reset state.

SAMPLE Z

The SAMPLE Z instruction connects the boundary scan register between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High-Z state until the next command is supplied during the Update IR state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the input and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergoes a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times (t_{CS} and t_{CH}). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and $\overline{\text{CK}}$ captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD places an initial data pattern at the latched parallel outputs of the boundary scan register cells before the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required, that is, while the data captured is shifted out, the preloaded data can be shifted in.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

EXTEST

The EXTEST instruction drives the preloaded data out through the system output pins. This instruction also connects the boundary scan register for serial access between the TDI and TDO in the Shift-DR controller state.

EXTEST OUTPUT BUS TRISTATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tristate mode.

The boundary scan register has a special bit located at bit #108. When this scan cell, called the "extest output bus tristate," is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins, when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High-Z condition.

This bit can be set by entering the SAMPLE/PRELOAD or EXTEST command, and then shifting the desired bit into that cell, during the Shift-DR state. During Update-DR, the value loaded into that shift-register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up, and also when the TAP controller is in the Test-Logic-Reset state.

Reserved


These instructions are not implemented but are reserved for future use. Do not use these instructions.

Document Number: 001-53198 Rev. *E Page 14 of 28



The state diagram for the TAP controller follows. [10]

Figure 2. TAP Controller State Diagram



Note

10. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.






Figure 3. TAP Controller Block Diagram

TAP Electrical Characteristics

Over the Operating Range^[11, 12, 13]

Parameter	Description	Test Conditions	Min	Max	Unit
V _{OH1}	Output HIGH Voltage	I _{OH} = -2.0 mA	1.4		٧
V _{OH2}	Output HIGH Voltage	I _{OH} = -100 μA	1.6		V
V _{OL1}	Output LOW Voltage	I _{OL} = 2.0 mA		0.4	V
V _{OL2}	Output LOW Voltage	I _{OL} = 100 μA		0.2	V
V _{IH}	Input HIGH Voltage		0.65V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.35V _{DD}	V
I _X	Input and Output Load Current	$GND \leq V_I \leq V_{DD}$	– 5	5	μА

Notes

^{11.} These characteristics pertain to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in the DC Electrical Characteristics Table.

12. Overshoot: V_{IH}(AC) < V_{DDQ} + 0.3V (Pulse width less than t_{CYC}/2), Undershoot: V_{IL}(AC) > -0.3V (Pulse width less than t_{CYC}/2).

13. All Voltage referenced to Ground.



TAP AC Switching Characteristics

Over the Operating Range^[14, 15]

Parameter	Description	Min	Max	Unit
t _{TCYC}	TCK Clock Cycle Time	50		ns
t _{TF}	TCK Clock Frequency		20	MHz
t _{TH}	TCK Clock HIGH	20		ns
t _{TL}	TCK Clock LOW	20		ns
Setup Times		•	•	•
t _{TMSS}	TMS Setup to TCK Clock Rise	5		ns
t _{TDIS}	TDI Setup to TCK Clock Rise	5		ns
t _{CS}	Capture Setup to TCK Rise	5		ns
Hold Times		•		
t _{TMSH}	TMS Hold after TCK Clock Rise	5		ns
t _{TDIH}	TDI Hold after Clock Rise	5		ns
t _{CH}	Capture Hold after Clock Rise			ns
Output Times		•	•	•
t _{TDOV}	TCK Clock LOW to TDO Valid		10	ns
t _{TDOX}	TCK Clock LOW to TDO Invalid	0		ns

TAP Timing and Test Conditions

Figure 4 shows the TAP timing and test conditions.^[15]

0.9V ALL INPUT PULSES 50Ω TDO - $Z_0 = 50\Omega$ C_L = 20 pF GND (a) **Test Clock TCK** t_{TMSH} t_{TMSS} **Test Mode Select TMS** t_{TDIS} t_{TDIH} Test Data In TDI Test Data Out TDO t_{TDO\}

Figure 4. TAP Timing and Test Conditions

Notes

14. t_{CS} and t_{CH} refer to the setup and hold time requirements of latching data from the boundary scan register.

15. Test conditions are specified using the load in TAP AC Test Conditions. $t_R/t_F = 1$ ns.



Table 7. Identification Register Definitions

Instruction Field		Description			
msu action i leia	CY7C11461KV18	CY7C11571KV18	CY7C11481KV18	CY7C11501KV18	Description
Revision Number (31:29)	000	000	000	000	Version number.
Cypress Device ID (28:12)	11010111100000100	11010111100001100	11010111100010100	11010111100100100	Defines the type of SRAM.
Cypress JEDEC ID (11:1)	00000110100	00000110100	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	1	1	Indicates the presence of an ID register.

Table 8. Scan Register Sizes

Register Name	Bit Size
Instruction	3
Bypass	1
ID	32
Boundary Scan	109

Table 9. Instruction Codes

Instruction	Code	Description
EXTEST	000	Captures the input and output ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z	010	Captures the input and output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the input and output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

Document Number: 001-53198 Rev. *E Page 18 of 28



Table 10. Boundary Scan Order

Bit#	Bump ID
0	6R
1	6P
2	6N
3	7P
4	7N
5	7R
6	8R
7	8P
8	9R
9	11P
10	10P
11	10N
12	9P
13	10M
14	11N
15	9M
16	9N
17	11L
18	11M
19	9L
20	10L
21	11K
22	10K
23	9J
24	9K
25	10J
26	11J
27	11H

Bit#	Bump ID
28	10G
29	9G
30	11F
31	11G
32	9F
33	10F
34	11E
35	10E
36	10D
37	9E
38	10C
39	11D
40	9C
41	9D
42	11B
43	11C
44	9B
45	10B
46	11A
47	10A
48	9A
49	8B
50	7C
51	6C
52	8A
53	7A
54	7B
55	6B

Bit#	Bump ID
56	6A
57	5B
58	5A
59	4A
60	5C
61	4B
62	3A
63	2A
64	1A
65	2B
66	3B
67	1C
68	1B
69	3D
70	3C
71	1D
72	2C
73	3E
74	2D
75	2E
76	1E
77	2F
78	3F
79	1G
80	1F
81	3G
82	2G
83	1H

Bit #	Bump ID
84	1J
85	2J
86	3K
87	3J
88	2K
89	1K
90	2L
91	3L
92	1M
93	1L
94	3N
95	3M
96	1N
97	2M
98	3P
99	2N
100	2P
101	1P
102	3R
103	4R
104	4P
105	5P
106	5N
107	5R
108	Internal

Power Up Sequence in DDR II+ SRAM

DDR II+ SRAMs must be powered up and initialized in a predefined manner to prevent undefined operations.


Power Up Sequence

- Apply power and drive DOFF either HIGH or LOW (All other inputs can be HIGH or LOW).
 - $\hfill \square$ Apply V_{DD} before $V_{DDQ}.$
 - \square Apply $\underline{V_{DDQ}}$ before V_{REF} or at the same time as V_{REF}
 - □ Drive DOFF HIGH.
- Provide stable DOFF (HIGH), power and clock (K, K) for 20 μs to lock the PLL.

PLL Constraints

- PLL uses K clock as its synchronizing input. The input must have low phase jitter, which is specified as t_{KC Var}.
- The PLL functions at frequencies down to 120 MHz.
- If the input clock is unstable and the PLL is enabled, then the PLL may lock onto an incorrect frequency, causing unstable SRAM behavior. To avoid this, provide 20 μs of stable clock to relock to the desired clock frequency.

Figure 5. Power Up Waveforms





Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied.. -55°C to +125°C Supply Voltage on V_{DD} Relative to GND-0.5V to +2.9V Supply Voltage on V_{DDQ} Relative to GND......–0.5V to +V_{DD} DC Applied to Outputs in High-Z-0.5V to V_{DDQ} + 0.3V Current into Outputs (LOW).......20 mA Static Discharge Voltage (MIL-STD-883, M 3015).... >2001V Latch up Current.......>200 mA

Operating Range

Range	Ambient Temperature (T _A)	V DD ^[16]	V DDQ ^[16]
Commercial	0°C to +70°C	1.8 ± 0.1V	1.4V to
Industrial	–40°C to +85°C		V_{DD}

Neutron Soft Error Immunity

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single-Bit Upsets	25°C	197	216	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25°C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85°C	0	0.1	FIT/ Dev

^{*} No LMBU or SEL events occurred during testing; this column represents a statistical χ^2 , 95% confidence limit calculation. For more details refer to Application Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

Electrical Characteristics

DC Electrical Characteristics

Over the Operating Range^[13]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{DD}	Power Supply Voltage		1.7	1.8	1.9	V
V_{DDQ}	I/O Supply Voltage		1.4	1.5	V_{DD}	V
V _{OH}	Output HIGH Voltage	Note 17	V _{DDQ} /2 – 0.12		$V_{DDQ}/2 + 0.12$	V
V _{OL}	Output LOW Voltage	Note 18	V _{DDQ} /2 – 0.12		$V_{DDQ}/2 + 0.12$	V
V _{OH(LOW)}	Output HIGH Voltage	I _{OH} = -0.1 mA, Nominal Impedance	V _{DDQ} – 0.2		V_{DDQ}	V
$V_{OL(LOW)}$	Output LOW Voltage	I _{OL} = 0.1 mA, Nominal Impedance	V _{SS}		0.2	V
V _{IH}	Input HIGH Voltage		V _{REF} + 0.1		V _{DDQ} + 0.15	V
V_{IL}	Input LOW Voltage		-0.15		V _{REF} – 0.1	V
I _X	Input Leakage Current	$GND \le V_I \le V_{DDQ}$	-2		2	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_I \le V_{DDQ}$, Output Disabled	-2		2	μА
V_{REF}	Input Reference Voltage ^[19]	Typical Value = 0.75V	0.68	0.75	0.95	V

- 16. Power up: assumes a linear ramp from 0V to V_{DD} (min) within 200 ms. During this time $V_{IH} < V_{DD}$ and $V_{DDQ} \le V_{DD}$.

^{17.} Outputs are impedance controlled. $I_{OH} = -(V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \le RQ \le 350\Omega$.

18. Outputs are impedance controlled. $I_{OL} = (V_{DDQ}/2)/(RQ/5)$ for values of $175\Omega \le RQ \le 350\Omega$.

19. $V_{REF}(min) = 0.68V$ or $0.46V_{DDQ}$, whichever is larger, $V_{REF}(max) = 0.95V$ or $0.54V_{DDQ}$, whichever is smaller.



DC Electrical Characteristics (continued)

Over the Operating Range^[13]

Parameter	Description	Test Condi	tions		Min	Тур	Max	Unit
I _{DD} ^[20]	V _{DD} Operating Supply	$V_{DD} = Max$, $I_{OUT} = 0 mA$,	450 MHz	(x8)			630	mA
		$I_{OUT} = 0 \text{ mA},$		(x9)			630	
		$f = f_{MAX} = 1/t_{CYC}$		(x18)			650	
				(x36)			820	
			400 MHz	(x8)			580	mA
				(x9)			580	
				(x18)			590	
				(x36)			750	
			375 MHz	(x8)			550	mA
				(x9)			550	
				(x18)			570	
				(x36)			710	
			333 MHz	(x8)			510	mA
				(x9)			510	
				(x18)			520	
				(x36)			640	
I _{SB1}	Automatic Power Down	$\begin{array}{l} \text{Max V}_{DD}, \\ \text{Both Ports Deselected,} \\ \text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL} \\ \text{f = f}_{MAX} = 1/t_{CYC}, \\ \text{Inputs Static} \end{array}$	450 MHz	(x8)			340	mA
	Current			(x9)			340	
				(x18)			340	
				(x36)			340	
			400 MHz	(x8)			320	mA
				(x9)			320	
				(x18)			320	
				(x36)			320	
			375 MHz	(x8)			310	mA
				(x9)			310	
		(x18)		310				
				(x36)			310	
			333 MHz	(x8)			290	mA
				(x9)			290	
				(x18)			290	
				(x36)			290	

AC Electrical Characteristics

Over the Operating Range^[12]

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V_{IH}	Input HIGH Voltage		V _{REF} + 0.2	ı	V _{DDQ} + 0.24	V
V_{IL}	Input LOW Voltage		-0.24	_	V _{REF} – 0.2	V

Note

20. The operation current is calculated with 50% read cycle and 50% write cycle.

Document Number: 001-53198 Rev. *E



Capacitance

Tested initially and after any design or process change that may affect these parameters.


Parameter	Description	Test Conditions	Max	Unit
C _{IN}	Input Capacitance	$T_A = 25$ °C, f = 1 MHz, $V_{DD} = 1.8$ V, $V_{DDQ} = 1.5$ V	4	pF
Co	Output Capacitance		4	pF

Thermal Resistance

Tested initially and after any design or process change that may affect these parameters.

Parameter	Description	Test Conditions	165 FBGA Package	Unit
Θ_{JA}		Test conditions follow standard test methods and procedures for measuring thermal impedance, in	13.7	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case)	accordance with EIA/JESD51.	3.73	°C/W

Figure 6. AC Test Loads and Waveforms



Note

Document Number: 001-53198 Rev. *E

^{21.} Unless otherwise noted, test conditions assume signal transition time of 2V/ns, timing reference levels of 0.75V, V_{REF} = 0.75V, RQ = 250Ω, V_{DDQ} = 1.5V, input pulse levels of 0.25V to 1.25V, and output loading of the specified I_{OL}/I_{OH} and load capacitance shown in (a) of AC Test Loads and Waveforms.



Switching Characteristics

Over the Operating Range^[21, 22]

Cypress	Consortium	Description	450	MHz	400 MHz		375 MHz		333 MHz		Unit
Parameter	Parameter	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t _{POWER}		V _{DD} (Typical) to the First Access ^[23]	1	_	1	_	1	_	1	_	ms
t _{CYC}	t _{KHKH}	K Clock Cycle Time	2.20	8.4	2.50	8.4	2.66	8.4	3.0	8.4	ns
t _{KH}	t _{KHKL}	Input Clock (K/K) HIGH	0.4	_	0.4	-	0.4	_	0.4	-	ns
t _{KL}	t _{KLKH}	Input Clock (K/K) LOW	0.4	-	0.4	ı	0.4	_	0.4	-	ns
t _{KHK} H	t _{KHK} H	K Clock Rise to K Clock Rise (rising edge to rising edge)	0.94	_	1.06	-	1.13	-	1.28	1	ns
Setup Time	es		•								
t _{SA}	t _{AVKH}	Address Setup to K Clock Rise	0.275	_	0.4	_	0.4	_	0.4	_	ns
t _{SC}	t _{IVKH}	Control Setup to K Clock Rise (LD, R/W)	0.275	_	0.4	-	0.4	_	0.4	-	ns
t _{SCDDR}	t _{IVKH}	Double Data Rate Control Setup to Clock (K/K) Rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)	0.22	-	0.28	-	0.28	_	0.28	1	ns
t _{SD}	t _{DVKH}	D _[X:0] Setup to Clock (K/K) Rise	0.22	-	0.28	-	0.28	_	0.28	_	ns
Hold Time							ı	ı	ı		
t _{HA}	t _{KHAX}	Address Hold after K Clock Rise	0.275	-	0.4	-	0.4	_	0.4	_	ns
t _{HC}	t _{KHIX}	Control Hold after K Clock Rise (LD, R/W)	0.275	-	0.4	1	0.4	_	0.4	-	ns
t _{HCDDR}	t _{KHIX}	Double Data Rate Control Hold after Clock (K/K) Rise (BWS ₀ , BWS ₁ , BWS ₂ , BWS ₃)		-	0.28	-	0.28	_	0.28	1	ns
t _{HD}	t _{KHDX}	D _[X:0] Hold after Clock (K/K) Rise	0.22	-	0.28	1	0.28	_	0.28	-	ns
Output Tin	nes		•								
t _{CO}	t _{CHQV}	K/K Clock Rise to Data Valid	_	0.45	_	0.45	_	0.45	_	0.45	ns
t _{DOH}	t _{CHQX}	Data Output Hold after Output K/K Clock Rise (Active to Active)	-0.45	_	-0.45	-	-0.45	-	-0.45	1	ns
t _{ccqo}	t _{CHCQV}	K/K Clock Rise to Echo Clock Valid	_	0.45	_	0.45	_	0.45	_	0.45	ns
t _{CQOH}	t _{CHCQX}	Echo Clock Hold after K/K Clock Rise	-0.45	-	-0.45	ı	-0.45	_	-0.45		ns
t_{CQD}	t _{CQHQV}	Echo Clock High to Data Valid	_	0.15	_	0.20	_	0.20	_	0.20	ns
t _{CQDOH}	t _{CQHQX}	Echo Clock High to Data Invalid	-0.15	_	-0.20	_	-0.20	_	-0.20	_	ns
t _{CQH}	t _{CQHCQL}	Output Clock (CQ/CQ) HIGH[24]	0.85	_	1.00	_	1.08	_	1.25	_	ns
t _{CQH} CQH	t _{СQН} СQН	CQ Clock Rise to CQ Clock Rise (rising edge to rising edge) ^[24]	0.85	_	1.00	_	1.08	_	1.25	1	ns
t _{CHZ}	t _{CHQZ}	Clock (K/K) Rise to High-Z (Active to High-Z) ^[25, 26]		0.45	_	0.45	_	0.45	_	0.45	ns
t _{CLZ}	t _{CHQX1}	Clock (K/K) Rise to Low-Z ^[25, 26]		-	-0.45	-	-0.45	_	-0.45	-	ns
t_{QVLD}	t _{CQHQVLD}	Echo Clock High to QVLD Valid ^[27]	-0.15	0.15	-0.20	0.20	-0.20	0.20	-0.20	0.20	ns
PLL Timin	•										
t _{KC Var}	t _{KC Var}	Clock Phase Jitter	_	0.15	_	0.20	_	0.20	_	0.20	ns
t _{KC lock}	t _{KC lock}	PLL Lock Time (K)	20	_	20	ı	20	_	20	ı	μS
t _{KC Reset}	t _{KC Reset}	K Static to PLL Reset ^[28]	30	_	30	-	30	_	30	1	ns

- Notes

 22. When a part with a maximum frequency above 333 MHz is operating at a lower clock frequency, it requires the input timings of the frequency range in which it is being operated and outputs data with the output timings of that frequency range.

 23. This part has an internal voltage regulator; t_{POWER} is the time that the power is supplied above V_{DD} min initially before a read or write operation can be initiated.

 24. These parameters are extrapolated from the input timing parameters (t_{CYC}/2 250 ps, where 250 ps is the internal jitter). These parameters are only guaranteed by design and are not tested in production.

 25. t_{CHZ}, t_{CLZ} are specified with a load capacitance of 5 pF as in (b) of AC Test Loads and Waveforms. Transition is measured ±100 mV from steady-state voltage.

 26. At any voltage and temperature t_{CHZ} is less than t_{CLZ} and t_{CHZ} less than t_{CO}.

 27. t_{QVLD} specification is applicable for both rising and falling edges of QVLD signal.


 28. Hold to >V_{IH} or <V_{IL}.



Switching Waveforms

Read/Write/Deselect Sequence^[29, 30, 31, 32]

Figure 7. Waveform for 2.0 Cycle Read Latency



Notes

^{29.} Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0 + 1.

^{30.} Outputs are disabled (High-Z) one clock cycle after a NOP.

^{31.} The third NOP cycle between read to write transition is not necessary for correct device operation when Read Latency = 2.0 cycles; however at high frequency operation, it is required to avoid bus contention.

^{32.} In this example, if address A4 = A3, then data Q40 = D30 and Q41 = D31. Write data is forwarded immediately as read results. This note applies to the whole diagram.



Ordering Information

The following table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com/products and refer to the product summary page at http://www.cypress.com/products


Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.


Table 11. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Package Type	Operating Range
400	CY7C11481KV18-400BZC	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm)	Commercial
	CY7C11481KV18-400BZXC		165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-free	
	CY7C11501KV18-400BZXC			
	CY7C11501KV18-400BZXI	51-85180	165-Ball Fine Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-free	Industrial

Package Diagram

Figure 8. 165-Ball FBGA (13 x 15 x 1.4 mm), 51-85180





51-85180-*C



Document History Page

Archit	Document Title: CY7C11461KV18/CY7C11571KV18/CY7C11481KV18/CY7C11501KV18, 18-Mbit DDR II+ SRAM 2-Word Burst Architecture (2.0 Cycle Read Latency) Document Number: 001-53198								
Rev.	ECN No.	Orig of Change	Submission Date	Description of Change					
**	2702744	VKN/PYRS	05/06/09	New datasheet					
*A	2747707	VKN/AESA	08/03/2009	Converted from preliminary to final For 450MHz speed, changed t_{CO} , t_{CCQO} , t_{CHZ} from 370ps to 450ps and t_{DOH} , t_{CQOH} , t_{CLZ} from -370ps to -450ps Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available and modified the disclaimer for the Ordering information					
*B	2761928	AJU	09/10/2009	Post to external web					
*C	2767155	VKN	09/23/2009	Changed Input Capacitance (C_{IN}) from 2 pF to 4 pF Changed Output Capacitance (C_{O}) from 3 pF to 4 pF Modified Ordering code disclaimer					
*D	2813347	VKN/AESA	11/23/2009	Included CY7C11501KV18-400BZXC & CY7C11501KV18-400BZXI part in the Ordering information table					
*E	2855911	VKN	01/18/2010	Included "CY7C11481KV18-400BZXC" part in the Ordering information table Updated package outline diagram					



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

Memory cypress.com/go/memory
Optical & Image Sensing cypress.com/go/image
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

PSoC Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2010. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-53198 Rev. *E

Revised January 18, 2010

Page 28 of 28

QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress, IDT, NEC, Renesas, and Samsung. All product and company names mentioned in this document are the trademarks of their respective holders.