



## 32K x 8 Static RAM

### Features

- 55, 70 ns access time
- CMOS for optimum speed/power
- Wide voltage range: 2.7V–3.6V
- Low active power (70 ns, LL version) — 108 mW (max.)
- Low standby power (70 ns, LL version) — 18  $\mu$ W (max.)
- Easy memory expansion with  $\overline{CE}$  and OE features
- TTL-compatible inputs and outputs
- Automatic power-down when deselected

### Functional Description


The CY62256V is a high-performance CMOS static RAM organized as 32,768 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable ( $\overline{CE}$ ) and active LOW output enable ( $\overline{OE}$ ) and three-state drivers. This device has an automatic power-down feature, reducing the power consumption by 98% when deselected. The CY62256V is in the standard 450-mil-wide (300-mil body width) SOIC, TSOP, and reverse TSOP packages.

An active LOW write enable signal ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When  $\overline{CE}$  and  $\overline{WE}$  inputs are both LOW, data on the eight data input/


output pins ( $I/O_0$  through  $I/O_7$ ) is written into the memory location addressed by the address present on the address pins ( $A_0$  through  $A_{14}$ ). Reading the device is accomplished by selecting the device and enabling the outputs,  $\overline{CE}$  and  $\overline{OE}$  active LOW, while  $\overline{WE}$  remains inactive or HIGH. Under these conditions, the contents of the location addressed by the information on address pins is present on the eight data input/output pins.

The input/output pins remain in a high-impedance state unless the chip is selected, outputs are enabled, and write enable ( $\overline{WE}$ ) is HIGH. A die coat is used to ensure alpha immunity.

### Logic Block Diagram





### Pin Configurations





Pin Configurations (continued)



**Selection Guide**

		<b>CY62256V-55</b>	<b>CY62256V-70</b>
Maximum Access Time (ns)		55	70
Maximum Operating Current (mA)		50	50
	L	50	50
	LL	30	30
Maximum Standby Current (µA)		500	500
	L	50	50
	LL	5	5

Shaded area contains advanced information.

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

- Storage Temperature ..... -65°C to +150°C
- Ambient Temperature with Power Applied ..... 0°C to +70°C
- Supply Voltage to Ground Potential (Pin 28 to Pin 14) ..... -0.5V to +4.6V
- DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

- DC Input Voltage<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V
- Output Current into Outputs (LOW) ..... 20 mA
- Static Discharge Voltage ..... >2001V (per MIL-STD-883, Method 3015)
- Latch-Up Current ..... >200 mA

**Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	2.7V to 3.6V

**Notes:**

1. V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.

**Electrical Characteristics Over the Operating Range**

Parameter	Description	Test Conditions	CY62256V-55		CY62256V-70		Unit
			Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3V	2.2	V <sub>CC</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage		-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	-1	+1	μA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	μA
I <sub>OS</sub>	Output Short Circuit Current <sup>[2]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-200		-200	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>		50		50	mA
			L	50		50	
			LL	30		30	
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		5		5	mA
			L	3		3	
			LL	1		1	
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0		500		500	μA
			L	50		50	
			LL	5		5	



Shaded area contains advanced information.

**Capacitance<sup>[3]</sup>**


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.0V	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF

**Note:**

- Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- Tested initially and after any design or process changes that may affect these parameters.


**AC Test Loads and Waveforms**


Equivalent to: THÉVENIN EQUIVALENT



**Data Retention Characteristics (Over the Operating Range)**

Parameter	Description	Conditions <sup>[4]</sup>	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention		2.0		V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 3.0V$ , $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		200	$\mu A$
			L	20	$\mu A$
			LL	5	$\mu A$
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0		ns
$t_R^{[3]}$	Operation Recovery Time		$t_{RC}$		ns

**Data Retention Waveform**


C62256V-7

**Switching Characteristics Over the Operating Range<sup>[5]</sup>**

Parameter	Description	CY62256V-55		CY62256V-70		Unit
		Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>						
$t_{RC}$	Read Cycle Time	55		70		ns
$t_{AA}$	Address to Data Valid		55		70	ns
$t_{OHA}$	Data Hold from Address Change	3		3		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		55		70	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		25		35	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[6]</sup>	3		3		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[6]</sup>	3		3		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		20		25	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		55		70	ns

Shaded area contains advanced information.

**Notes:**

- No input may exceed  $V_{CC} + 0.3V$ .
- Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100-pF load capacitance.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- $t_{HZOE}$ ,  $t_{HZCE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 500$  mV from steady-state voltage.




Switching Characteristics Over the Operating Range<sup>[5]</sup>

Parameter	Description	CY62256V-55		CY62256V-70		Unit
		Min.	Max.	Min.	Max.	
<b>WRITE CYCLE<sup>[8, 9]</sup></b>						
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	$\overline{WE}$ Pulse Width	40		50		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	$\overline{WE}$ LOW to High Z <sup>[6, 7]</sup>		20		25	ns
t <sub>LZWE</sub>	$\overline{WE}$ HIGH to Low Z <sup>[6]</sup>	3		3		ns

Shaded area contains advanced information.


Switching Waveforms

Read Cycle No. 1<sup>[10, 11]</sup>



C62256V-8


Read Cycle No. 2<sup>[11, 12]</sup>




C62256V-9

Notes:


- The internal write time of the memory is defined by the overlap of  $\overline{CE}$  LOW and  $\overline{WE}$  LOW. Both signals must be LOW to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 ( $\overline{WE}$  controlled,  $\overline{OE}$  LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
- Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
- $\overline{WE}$  is HIGH for read cycle.
- Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

**Switching Waveforms (continued)**
**Write Cycle No. 1 ( $\overline{WE}$  Controlled)<sup>[8, 13, 14]</sup>**


C62256V-10

**Write Cycle No. 2 ( $\overline{CE}$  Controlled)<sup>[8, 13, 14]</sup>**


C62256V-11

**Write Cycle No. 3 ( $\overline{WE}$  Controlled,  $\overline{OE}$  LOW)<sup>[9, 14]</sup>**











C62256V-12

**Notes:**

 13. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ .

 14. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  HIGH, the output remains in a high-impedance state.

15. During this period, the I/Os are in output state and input signals should not be applied.

**Typical DC and AC Characteristics**




**Truth Table**

CE	WE	OE	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	H	L	Data Out	Read	Active (I <sub>CC</sub> )
L	L	X	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	High Z	Deselect, Output Disabled	Active (I <sub>CC</sub> )

**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62256V-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256VL-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256VLL-55SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256V-55RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VL-55RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VLL-55RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256V-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VL-55ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VLL-55ZC	Z28	28-Lead Thin Small Outline Package	
70	CY62256V-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	Commercial
	CY62256VL-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256VLL-70SNC	S22	28-Lead 450-Mil (300-Mil Body Width) SOIC	
	CY62256V-70RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VL-70RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256VLL-70RZC	RZ28	28-Lead Reverse Thin Small Outline Package	
	CY62256V-70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VL-70ZC	Z28	28-Lead Thin Small Outline Package	
	CY62256VLL-70ZC	Z28	28-Lead Thin Small Outline Package	

Shaded area contains advanced information.


Document #: 38-00519

Package Diagrams


28-Lead 450-Mil (300-Mil Body Width) SOIC S22

XXX = HYUNDAI DIMENSIONS  
 XXX

<XXX> = ANAM DIMENSIONS  
 <XXX>





DIMENSIONS IN INCHES MIN.  
MAX.  
 LEAD COPLANARITY 0.004 MAX.



28-Lead Reverse Thin Small Outline Package RZ28

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2

DIMENSION IN MM (INCH)  
 MAX.  
 MIN.



**Package Diagrams (continued)**
**28-Lead Thin Small Outline Package Z28**

NOTE: ORIENTATION I.D. MAY BE LOCATED EITHER AS SHOWN IN OPTION 1 OR OPTION 2

DIMENSION IN MM (INCH)  
MAX.  
MIN.

