

# bq4015/Y

#### Features

- Data retention for at least 10 years without power
- Automatic write-protection during power-up/power-down cycles
- Conventional SRAM operation, including unlimited write cycles
- Internal isolation of battery before power application
- Industry standard 32-pin DIP pinout
- ► 34-pin LIFETIME LITHIUM<sup>TM</sup> module
  - Module completely surface-mounted

#### **Pin Connections**

- Snap-on power-source for lithium battery backup
- Replaceable power-source (part number: bq40MS)

#### **General Description**

The CMOS bq4015/Y is a nonvolatile 4,194,304-bit static RAM organized as 524,288 words by 8 bits. The integral control circuitry and lithium energy source provide reliable nonvolatility coupled with the unlimited write cycles of standard SRAM.

The control circuitry constantly monitors the single 5V supply for an out-of-tolerance condition. When  $V_{CC}$  falls out of tolerance, the SRAM


is unconditionally write-protected to prevent an inadvertent write operation.

512Kx8 Nonvolatile SRAM

At this time the integral energy source is switched on to sustain the memory until after  $V_{CC}$  returns valid.

The bq4015/Y uses extremely low standby current CMOS SRAMs, coupled with small lithium coin cells to provide nonvolatility without long write-cycle times and the write-cycle limitations associated with EE-PROM.

The bq4015/Y requires no external circuitry and is compatible with the industry-standard 4Mb SRAM pin-out.



# Pin Names

A0–A18	Address inputs
DQ0-DQ7	Data input/output
$\overline{\text{CE}}$	Chip enable input
$\overline{\text{OE}}$	Output enable input
$\overline{\text{WE}}$	Write enable input
NC	No connect
V <sub>CC</sub>	Supply voltage input
V <sub>SS</sub>	Ground

#### **Selection Guide**

Part Number	Maximum Access Time (ns)	Negative Supply Tolerance	Part Number	Maximum Access Time (ns)	Negative Supply Tolerance
bq4015x -70	70	-5%	bq4015Yx -70	70	-10%
bq4015x -85	85	-5%	bq4015Yx -85	85	-10%

Note: x = MA for PDIP or MS for LIFETIME LITHIUM module.

5/99 E

#### **Functional Description**

When power is valid, the bq4015/Y operates as a standard CMOS SRAM. During power-down and power-up cycles, the bq4015/Y acts as a nonvolatile memory, automatically protecting and preserving the memory contents.

Power-down/power-up control circuitry constantly monitors the  $V_{CC}$  supply for a power-fail-detect threshold  $V_{PFD}$ . The bq4015 monitors for  $V_{PFD} = 4.62V$  typical for use in systems with 5% supply tolerance. The bq4015Y monitors for  $V_{PFD} = 4.37V$  typical for use in systems with 10% supply tolerance.


When  $V_{CC}$  falls below the V<sub>PFD</sub> threshold, the SRAM automatically write-protects the data. All outputs become high impedance, and all inputs are treated as "don't care." If a valid access is in process at the time of power-fail detection, the memory cycle continues to completion. If the memory cycle fails to terminate within time t<sub>WPT</sub>, write-protection takes place.

As  $V_{CC}$  falls past  $V_{PFD}$  and approaches 3V, the control circuitry switches to the internal lithium backup supply, which provides data retention until valid  $V_{CC}$  is applied.

When  $V_{CC}$  returns to a level above the internal backup cell voltage, the supply is switched back to  $V_{CC}$ . After  $V_{CC}$  ramps above the  $V_{PFD}$  threshold, write-protection continues for a time t<sub>CER</sub> (120ms maximum) to allow for processor stabilization. Normal memory operation may resume after this time.

The internal coin cells used by the bq4015/Y have an extremely long shelf life and provide data retention for more than 10 years in the absence of system power.

As shipped from Unitrode, the integral lithium cells of the MT-type module are electrically isolated from the memory. (Self-discharge in this condition is approximately 0.5% per year.) Following the first application of  $V_{\rm CC}$ , this isolation is broken, and the lithium backup provides data retention on subsequent power-downs. The LIFETIME LITHIUM package option is shipped as two parts.



#### Block Diagram

#### **Truth Table**

Mode	CE	WE	OE	I/O Operation	Power
Not selected	Н	Х	Х	High Z	Standby
Output disable	L	Н	Н	High Z	Active
Read	L	Н	L	D <sub>OUT</sub>	Active
Write	L	L	Х	D <sub>IN</sub>	Active

#### **Absolute Maximum Ratings**

Symbol	Parameter	Value	Unit	Conditions
V <sub>CC</sub>	$DC$ voltage applied on $V_{CC}$ relative to $V_{\rm SS}$	-0.3 to 7.0	V	
VT	$DC$ voltage applied on any pin excluding $V_{CC}$ relative to $V_{\rm SS}$	-0.3 to 7.0	V	$V_T \leq V_{CC} + 0.3$
T <sub>OPR</sub> Operating temperature	0 to +70	°C	Commercial	
	Operating temperature	-40 to +85	°C	Industrial "N"
<b>T</b>		-40 to +70	°C	Commercial
T <sub>STG</sub>	Storage temperature	-40 to +85	°C	Industrial "N"
-		-10 to +70	°C	Commercial
T <sub>BIAS</sub>	Temperature under bias	-40 to +85	°C	Industrial "N"
TSOLDER	Soldering temperature	+260	°C	For 10 seconds

**Note:** Permanent device damage may occur if **Absolute Maximum Ratings** are exceeded. Functional operation should be limited to the Recommended DC Operating Conditions detailed in this data sheet. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability.

# bq4015/Y

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Notes
Vcc	Supply voltage	4.5	5.0	5.5	V	bq4015Y
V CC		4.75	5.0	5.5	V	bq4015
$V_{\rm SS}$	Supply voltage	0	0	0	V	
VIL	Input low voltage	-0.3	-	0.8	V	
V <sub>IH</sub>	Input high voltage	2.2	-	$V_{\rm CC}$ + 0.3	V	

# Recommended DC Operating Conditions (T<sub>A</sub> = T<sub>OPR</sub>)

Note: Typical values indicate operation at  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions/Notes
$\mathbf{I}_{\mathrm{LI}}$	Input leakage current	-	-	± 1	μΑ	$V_{\rm IN}$ = $V_{\rm SS}$ to $V_{\rm CC}$
$\mathrm{I}_{\mathrm{LO}}$	Output leakage current	-	-	± 1	μΑ	$\label{eq:expansion} \begin{array}{c} \overline{\underline{\mathrm{CE}}} = V_{IH} \mbox{ or } \overline{\mathrm{OE}} = V_{IH} \mbox{ or } \\ \overline{\mathrm{WE}} = V_{IL} \end{array}$
VOH	Output high voltage	2.4	-	-	V	I <sub>OH</sub> = -1.0 mA
V <sub>OL</sub>	Output low voltage	-	-	0.4	V	$I_{OL} = 2.1 \text{ mA}$
$\mathrm{I}_{\mathrm{SB1}}$	Standby supply current	-	3	5	mA	$\overline{\mathrm{CE}} = \mathrm{V}_{\mathrm{IH}}$
$I_{\rm SB2}$	Standby supply current	-	0.1	1	mA	$\label{eq:cell} \begin{split} \overline{CE} &\geq V_{CC} - 0.2V,\\ 0V &\leq V_{IN} \leq 0.2V,\\ \text{or } V_{IN} &\geq V_{CC} - 0.2 \end{split}$
Icc	Operating supply current	-	-	90	mA	$\begin{array}{l} \underline{Min. \ cycle, \ duty = 100\%,} \\ \overline{CE} = V_{IL,} \ I_{IO} = 0mA, \\ A17 < V_{IL} \ or \ A17 > V_{IH}, \\ A18 < V_{IL} \ or \ A18 > V_{IH} \end{array}$
17		4.55	4.62	4.75	V	bq4015
$V_{PFD}$	Power-fail-detect voltage	4.30	4.37	4.50	V	bq4015Y
$V_{\rm SO}$	Supply switch-over voltage	-	3	-	V	

## DC Electrical Characteristics (TA = TOPR, VCCmin $\leq$ VCC $\leq$ VCCmax)

Note: Typical values indicate operation at  $T_A = 25^{\circ}C$ ,  $V_{CC} = 5V$ .


#### **Capacitance** ( $T_A = 25^{\circ}C$ , F = 1MHz, $V_{CC} = 5.0V$ )

Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
C <sub>I/O</sub>	Input/output capacitance	-	-	8	$_{\rm pF}$	Output voltage = 0V
CIN	Input capacitance	-	-	10	$_{\rm pF}$	Input voltage = 0V

**Note:** These parameters are sampled and not 100% tested.

#### **AC Test Conditions**

Parameter	Test Conditions
Input pulse levels	0V to 3.0V
Input rise and fall times	5 ns
Input and output timing reference levels	1.5 V (unless otherwise specified)
Output load (including scope and jig)	See Figures 1 and 2







Figure 1. Output Load A

Figure 2. Output Load B

		-70		-85/-85N		-120/-120N			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit	Conditions
$t_{\rm RC}$	Read cycle time	70	-	85	-	120	-	ns	
t <sub>AA</sub>	Address access time	-	70	-	85	-	120	ns	Output load A
t <sub>ACE</sub>	Chip enable access time	-	70	-	85	-	120	ns	Output load A
t <sub>OE</sub>	Output enable to output valid	-	35	-	45	-	60	ns	Output load A
t <sub>CLZ</sub>	Chip enable to output in low Z	5	-	5	-	5	-	ns	Output load B
tolz	Output enable to output in low Z	5	-	0	-	0	-	ns	Output load B
t <sub>CHZ</sub>	Chip disable to output in high Z	0	25	0	35	0	45	ns	Output load B
toHz	Output disable to output in high Z	0	25	0	25	0	35	ns	Output load B
ton	Output hold from address change	10	-	10	-	10	-	ns	Output load A


**Read Cycle** (TA = TOPR, VCCmin  $\leq$  VCC  $\leq$  VCCmax)

# Read Cycle No. 1 (Address Access) <sup>1, 2</sup>




RC-1

Read Cycle No. 2 (CE Access) <sup>1, 2, 3</sup>





# Read Cycle No. 3 (OE Access) $^{1,5}$



Notes:

2. Device is continuously selected:  $\overline{CE} = \overline{OE} = V_{IL}$ .

1.  $\overline{\text{WE}}$  is held high for a read cycle.

- 3. Address is valid prior to or coincident with  $\overline{\rm CE}$  transition low.
- 4.  $\overline{OE} = V_{IL}$ .
- 5. Device is continuously selected:  $\overline{\text{CE}} = \text{V}_{\text{IL}}$ .


		-7	70	-85/	-85N	-120/	-120N		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Conditions/Notes
twc	Write cycle time	70	-	85	-	120	-	ns	
t <sub>CW</sub>	Chip enable to end of write	65	-	75	-	100	-	ns	(1)
$t_{AW}$	Address valid to end of write	65	-	75	-	100	-	ns	(1)
$t_{AS}$	Address setup time	0	-	0	-	0	-	ns	Measured from address valid to beginning of write. (2)
t <sub>WP</sub>	Write pulse width	55	-	65	-	85	-	ns	Measured from begin- ning of write to end of write. (1)
t <sub>WR1</sub>	Write recovery time (write cycle 1)	5	-	5	-	5	-	ns	Measured from $\overline{WE}$ going high to end of write cycle. (3)
$t_{\rm WR2}$	Write recovery time (write cycle 2)	15	-	15	-	15	-	ns	Measured from $\overline{\text{CE}}$ going high to end of write cy- cle. (3)
t <sub>DW</sub>	Data valid to end of write	30	-	35	-	45	-	ns	Measured to first low- to-high transition of ei- ther CE or WE.
$t_{\rm DH1}$	Data hold time (write cycle 1)	0	-	0	-	0	-	ns	Measured from $\overline{\text{WE}}$ going high to end of write cycle. (4)
t <sub>DH2</sub>	Data hold time (write cycle 2)	10	-	10	-	10	-	ns	Measured from $\overline{CE}$ going high to end of write cy- cle. (4)
$t_{WZ}$	Write enabled to output in high Z	0	25	0	30	0	40	ns	I/O pins are in output state. (5)
tow	Output active from end of write	5	-	0	-	0	-	ns	I/O pins are in output state. (5)

#### Write Cycle (TA = TOPR, VCCmin $\leq$ VCC $\leq$ VCCmax)

**Notes:** 1. A write ends at the earlier transition of  $\overline{CE}$  going high and  $\overline{WE}$  going high.


2. A write occurs during the overlap of a low  $\overline{CE}$  and a low  $\overline{WE}$ . A write begins at the later transition of  $\overline{CE}$  going low and  $\overline{WE}$  going low.

- 3. Either  $t_{WR1} \mbox{ or } t_{WR2} \mbox{ must be met.}$
- 4. Either  $t_{\rm DH1}~{\rm or}~t_{\rm DH2}$  must be met.
- 5. If  $\overline{\text{CE}}$  goes low simultaneously with  $\overline{\text{WE}}$  going low or after  $\overline{\text{WE}}$  going low, the outputs remain in high-impedance state.



Write Cycle No. 1 (WE-Controlled) <sup>1,2,3</sup>

Write Cycle No. 2 (CE-Controlled) <sup>1,2,3,4,5</sup>



Notes:

- 1.  $\overline{\text{CE}} \text{ or } \overline{\text{WE}} \text{ must be high during address transition.}$
- 2. Because I/O may be active  $(\overline{\text{OE}} \text{ low})$  during this period, data input signals of opposite polarity to the outputs must not be applied.
- 3. If  $\overline{\text{OE}}$  is high, the I/O pins remain in a state of high impedance.
- 4. Either  $t_{WR1}$  or  $t_{WR2}$  must be met.
- 5. Either  $t_{DH1}$  or  $t_{DH2}$  must be met.

#### Power-Down/Power-Up Cycle (T<sub>A</sub> = T<sub>OPR</sub>)


Symbol	Parameter	Minimum	Typical	Maximum	Unit	Conditions
$t_{\rm PF}$	$V_{CC}$ slew, 4.75 to 4.25 V	300	-	-	μs	
$t_{\rm FS}$	$V_{CC}$ slew, 4.25 to $V_{\rm SO}$	10	-	-	μs	
t <sub>PU</sub>	$V_{CC}$ slew, $V_{SO}$ to $V_{PFD} \left( max. \right)$	0	-	-	μs	
t <sub>CER</sub>	Chip enable recovery time	40	80	120	ms	Time during which SRAM is write-protected after $V_{CC}$ passes $V_{PFD}$ on power-up.
$t_{\rm DR}$	Data-retention time in absence of $V_{\rm CC}$	10	-	-	years	$T_A = 25^{\circ}C.(2)$
twPT	Write-protect time	40	100	150	μs	Delay after V <sub>CC</sub> slews down past V <sub>PFD</sub> before SRAM is write- protected.

Notes: 1. Typical values indicate operation at  $T_A = 25$  °C,  $V_{CC} = 5$ V.

 $\label{eq:constraint} 2. \ Batteries are disconnected from circuit until after V_{CC} is applied for the first time. t_{DR} is the accumulated time in absence of power beginning when power is first applied to the device.$ 


Caution: Negative undershoots below the absolute maximum rating of -0.3V in battery-backup mode may affect data integrity.

## Power-Down/Power-Up Timing



PD-B

## MA: 32-Pin A-Type Module





JZ-FIII WA (A-IVUE WUUUUE)	n MA (A-Type Module)
----------------------------	----------------------

Dimension	Minimum	Maximum
Α	0.365	0.375
A1	0.015	-
В	0.017	0.023
С	0.008	0.013
D	1.670	1.700
E	0.710	0.740
е	0.590	0.630
G	0.090	0.110
L	0.120	0.150
S	0.075	0.110

All dimensions are in inches.

# MS: 34-Pin Leaded Chip carrier for LIFETIME LITHIUM Module





34-Pin LCR LIFETIME LITHIUM Module

Dimension	Minimum	Maximum
Α	0.920	0.930
В	0.980	0.995
С	-	0.080
D	0.052	0.060
E	0.045	0.055
F	0.015	0.025
G	0.020	0.030
Н	-	0.090
J	0.053	0.073


All dimensions are in inches.

 $\Delta$  Centerline of lead within ±0.005 of true position.

2 Leads coplanar within ±0.004 at seating plane.

 $\sqrt{3}$  Components and location may vary.

# **MS: LIFETIME LITHIUM Module Housing**




#### LIFETIME LITHIUM Module Housing


Dimension	Minimum	Maximum	
Α	0.845	0.855	
В	0.955	0.965	
С	0.210	0.220	
D	0.065	0.075	
Е	0.065	0.075	

All dimensions are in inches.

Edges coplanar within ±0.025.

### **MS: LIFETIME LITHIUM Module with LCR attached**






#### LIFETIME LITHIUM Module

	Dimension	Minimum	Maximum
	A	0.955	0.965
Æ	В	0.980	0.995
開	C	0.240	0.250
臣	D	0.052	0.060
麗	E	0.045	0.055
臣	F	0.015	0.025
	All dimensions are in inches.		

SIDE VIEW



Change No.	Page No.	Description	Nature of Change
1	3	$I_{\rm CC}$ test conditions	Clarification
2	1, 2, 3, 4, 7, 8, 10	bq4015MA part	Addition
3	2, 10	Added industrial temperature range	Addition
4	1, 3, 10	Removed MB package selection	Deletion
5	1, 10	Added MS package	Addition

#### **Data Sheet Revision History**

Notes: Change 1 = Sept. 1992 B changes from Sept. 1990 A. Change 2 = Nov. 1993 C changes from Sept. 1992 B. Change 3 = June 1995 C changes from Nov. 1993 C. Change 4 = Nov. 1997 D changes from June 1995 C. Change 5 = May 1999 E changes from Nov. 1997 D.

**Ordering Information** 

