





## PIN CONFIGURATIONS



VFQFPN  
TOP VIEW



TSSOP  
TOP VIEW

## ABSOLUTE MAXIMUM RATINGS (1)

Symbol	Description	Max.	Unit
V <sub>DD</sub> or V <sub>DDQ</sub>	Supply Voltage Range	-0.5 to 3.6	V
V <sub>I</sub> <sup>(2)</sup>	Input Voltage Range	-0.5 to V <sub>DD</sub> + 0.5	V
V <sub>O</sub> <sup>(3)</sup>	Output Voltage Range	-0.5 to V <sub>DDQ</sub> + 0.5	V
I <sub>IK</sub>	Input Clamp Current, V <sub>I</sub> < 0	-50	mA
I <sub>OK</sub>	Output Clamp Current, V <sub>O</sub> < 0 or V <sub>O</sub> > V <sub>DDQ</sub>	±50	mA
I <sub>O</sub>	Continuous Output Current, V <sub>O</sub> = 0 to V <sub>DDQ</sub>	±50	mA
V <sub>DD</sub>	Continuous Current through each V <sub>DD</sub> , V <sub>DDQ</sub> or GND	±100	mA
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C

### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- The input and output negative voltage ratings may be exceeded if the ratings of the I/P and O/P clamp current are observed.
- The output current will flow if the following conditions are observed:
  - Output in HIGH state
  - V<sub>O</sub> = V<sub>DDQ</sub>

## FUNCTION TABLE (1)

Input				Q Outputs
$\overline{\text{RESET}}$	CLK	$\overline{\text{CLK}}$	D	
H	↑	↓	L	L
H	↑	↓	H	H
H	L or H	L or H	X	Q <sub>0</sub> <sup>(2)</sup>
L	X	X	X	L

### NOTES:

- H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Don't Care  
↑ = LOW to HIGH  
↓ = HIGH to LOW
- Q<sub>0</sub> = Output level before the indicated steady-state conditions were established.

## PIN DESCRIPTION

Pin Names	Description
Q1 - Q13	Data Output
GND	Ground
VDDQ	Output-stage drain power voltage
VDD	Logic power voltage
$\overline{\text{RESET}}$	Asynchronous reset input - resets registers and disables data and clock differential input receivers
VREF	Input reference voltage
CLK	Positive master clock input
$\overline{\text{CLK}}$	Negative master clock input
D1 - D13	Data Input - clocked in on the crossing of the rising edge of CLK and the falling edge of $\overline{\text{CLK}}$
Center PAD	Ground (MLF package only)

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition:  $T_A = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 2.5\text{V} \pm 0.2\text{V}$ ,  $V_{DDQ} = 2.5\text{V} \pm 0.2\text{V}$

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{IK}$	Control Inputs	$V_{DD} = 2.3\text{V}$ , $I_I = -18\text{mA}$	—	—	-1.2	V
$V_{OH}$		$V_{DD} = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OH} = -100\mu\text{A}$	$V_{DD} - 0.2$	—	—	V
		$V_{DD} = 2.3\text{V}$ , $I_{OH} = -16\text{mA}$	1.95	—	—	
$V_{OL}$		$V_{DD} = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OL} = 100\mu\text{A}$	—	—	0.2	V
		$V_{DD} = 2.3\text{V}$ , $I_{OL} = 16\text{mA}$	—	—	0.35	
$I_I$	All Inputs	$V_{DD} = 2.7\text{V}$ , $V_I = V_{DD}$ or GND	—	—	$\pm 5$	$\mu\text{A}$
$I_{DD}$	Static Standby	$I_O = 0$ , $V_{DD} = 2.7\text{V}$ , $\overline{\text{RESET}} = \text{GND}$	—	—	0.01	mA
	Static Operating	$I_O = 0$ , $V_{DD} = 2.7\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$	—	—	20	
$I_{DD}$	Dynamic Operating (Clock Only)	$I_O = 0$ , $V_{DD} = 2.7\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$ , CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle.	—	6	—	$\mu\text{A}/\text{Clock}$ MHz
	Dynamic Operating (Per Each Data Input) <sup>(1)</sup>	$I_O = 0$ , $V_{DD} = 2.7\text{V}$ , $\overline{\text{RESET}} = V_{DD}$ , $V_I = V_{IH}(\text{AC})$ or $V_{IL}(\text{AC})$ , CLK and $\overline{\text{CLK}}$ Switching 50% Duty Cycle. One Data Input Switching at Half Clock Frequency, 50% Duty Cycle.	—	43	—	$\mu\text{A}/\text{Clock}$ MHz/Data Input
$r_{OH}$	Output HIGH	$V_{DD} = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OH} = -20\text{mA}$	7	—	20	$\Omega$
$r_{OL}$	Output LOW	$V_{DD} = 2.3\text{V}$ to $2.7\text{V}$ , $I_{OH} = 20\text{mA}$	7	—	20	$\Omega$
$r_{O(A)}$	$ r_{OH} - r_{OL} $ each separate bit	$V_{DD} = 2.5\text{V}$ , $T_A = 25^\circ\text{C}$ , $I_{OH} = -20\text{mA}$	—	—	4	$\Omega$
$C_I$	Data Inputs	$V_{DD} = 2.5\text{V}$ , $V_I = V_{REF} \pm 310\text{mV}$	2	—	3	pF
	CLK and $\overline{\text{CLK}}$	$V_{ICR} = 1.25\text{V}$ , $V_I(\text{PP}) = 360\text{mV}$	2	—	3	
	$\overline{\text{RESET}}$	$V_I = V_{DD}$ or GND	2	—	3	

### NOTE:

- Power dissipation levels will allow operation at DDR333 speeds without excessive die temperature.

OPERATING CHARACTERISTICS, T<sub>A</sub> = 25°C (1)

Symbol	Parameter	Min.	Typ. <sup>(1)</sup>	Max.	Unit	
V <sub>DD</sub>	Supply Voltage	V <sub>DDQ</sub>	—	2.7	V	
V <sub>DDQ</sub>	Output Supply Voltage	2.3	2.5	2.7	V	
V <sub>REF</sub>	Reference Voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)	1.15	1.25	1.35	V	
V <sub>TT</sub>	Termination Voltage	V <sub>REF</sub> - 40mV	V <sub>REF</sub>	V <sub>REF</sub> + 40mV	V	
V <sub>I</sub>	Input Voltage	0	—	V <sub>DD</sub>	V	
V <sub>IH</sub>	AC High-Level Input Voltage	Data Inputs	V <sub>REF</sub> + 310mV	—	V	
V <sub>IL</sub>	AC Low-Level Input Voltage	Data Inputs	—	V <sub>REF</sub> - 310mV	V	
V <sub>IH</sub>	DC High-Level Input Voltage	Data Inputs	V <sub>REF</sub> + 150mV	—	V	
V <sub>IL</sub>	DC Low-Level Input Voltage	Data Inputs	—	V <sub>REF</sub> - 150mV	V	
V <sub>IH</sub>	High-Level Input Voltage	$\overline{\text{RESET}}$	1.7	—	V	
V <sub>IL</sub>	Low-Level Input Voltage	$\overline{\text{RESET}}$	—	0.7	V	
V <sub>ICR</sub>	Common-Mode Input Range	CLK, $\overline{\text{CLK}}$	0.97	—	1.53	V
V <sub>I(PP)</sub>	Peak-to-Peak Input Voltage	CLK, $\overline{\text{CLK}}$	360	—	mV	
I <sub>OH</sub>	High-Level Output Current		—	-20	mA	
I <sub>OL</sub>	Low-Level Output Current		—	20		
T <sub>A</sub>	Operating Free-Air Temperature	-40	—	+85	°C	

NOTE:

- The  $\overline{\text{RESET}}$  input of the device must be held at V<sub>DD</sub> or GND to ensure proper device operation.

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE

Symbol	Parameter	V <sub>DD</sub> = 2.5V ± 0.2V		Unit	
		Min.	Max.		
CLOCK	Clock Frequency	—	200	MHz	
t <sub>w</sub>	Pulse Duration, CLK, $\overline{\text{CLK}}$ HIGH or LOW	2.5	—	ns	
t <sub>ACT</sub>	Differential Inputs Active Time <sup>(1)</sup>	—	22	ns	
t <sub>INACT</sub>	Differential Inputs Inactive Time <sup>(2)</sup>	—	22	ns	
t <sub>SU</sub>	Setup Time, Fast Slew Rate <sup>(3,5)</sup>	Data Before CLK↑, CLK↓	0.75	—	ns
	Setup Time, Slow Slew Rate <sup>(4,5)</sup>		0.9	—	ns
t <sub>H</sub>	Hold Time, Fast Slew Rate <sup>(3,5)</sup>	Data Before CLK↑, CLK↓	0.75	—	ns
	Hold Time, Slow Slew Rate <sup>(2,5)</sup>		0.9	—	ns


NOTES:

- Data inputs must be low a minimum time of t<sub>ACT</sub> max., after  $\overline{\text{RESET}}$  is taken HIGH.
- Data and clock inputs must be held at valid levels (not floating) a minimum time of t<sub>INACT</sub> max., after  $\overline{\text{RESET}}$  is taken LOW.
- For data signal input slew rate is ≥1V/ns.
- For data signal input slew rate is ≥0.5V/ns and <1V/ns.
- CLK,  $\overline{\text{CLK}}$  signal input slew rates are ≥1V/ns.


SWITCHING CHARACTERISTICS OVER RECOMMENDED FREE-AIR OPERATING RANGE (UNLESS OTHERWISE NOTED)

Symbol	Parameter	V <sub>DD</sub> = 2.5V ± 0.2V		Unit
		Min	Max.	
f <sub>MAX</sub>		200	—	MHz
t <sub>PD</sub>	CLK and $\overline{\text{CLK}}$ to Q	1.1	2.8	ns
t <sub>PHL</sub>	$\overline{\text{RESET}}$ to Q	—	5	ns


TEST CIRCUITS AND WAVEFORMS ( $V_{DD} = 2.5V \pm 0.2V$ )




Load Circuit




Voltage and Current Waveforms  
Inputs Active and Inactive Times




Voltage Waveforms - Propagation Delay Times



Voltage Waveforms - Pulse Duration



Voltage Waveforms - Propagation Delay Times




Voltage Waveforms - Setup and Hold Times

NOTES:

1.  $C_L$  includes probe and jig capacitance.
2.  $I_{DD}$  tested with clock and data inputs held at  $V_{DD}$  or GND, and  $I_o = 0\text{ mA}$ .
3. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10\text{ MHz}$ ,  $Z_o = 50\Omega$ , input slew rate =  $1\text{ V/ns} \pm 20\%$  (unless otherwise specified).
4. The outputs are measured one at a time with one transition per measurement.
5.  $V_{TT} = V_{REF} = V_{DD}/2$
6.  $V_{IH} = V_{REF} + 310\text{ mV}$  (AC voltage levels) for differential inputs.  $V_{IH} = V_{DD}$  for LVC MOS input.
7.  $V_{IL} = V_{REF} - 310\text{ mV}$  (AC voltage levels) for differential inputs.  $V_{IL} = \text{GND}$  for LVC MOS input.
8.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{PD}$ .

**ORDERING INFORMATION**



**CORPORATE HEADQUARTERS**  
 San Jose, CA 95138

**for SALES:**  
 fax: 408-284-2775  
[www.idt.com](http://www.idt.com)