

DRAM

256K x 16 DRAM

5V, EDO PAGE MODE

EDO DRAM

FEATURES

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V $\pm 10\%$ power supply*
- Low power, 3mW standby; 300mW active, typical
- All device pins are TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- Extended Data-Out (EDO) PAGE MODE access cycle
- BYTE WRITE and BYTE READ access cycles

OPTIONS

- Timing

| | |
|-------------|-----|
| 60ns access | -6* |
| 70ns access | -7 |
| 80ns access | -8 |

- Write Cycle Access
BYTE or WORD via $\overline{\text{CAS}}$

16270

- Packages
Plastic SOJ (400 mil)
Plastic TSOP (400 mil)

DJ
TG

- Part Number Example: MT4C16270DJ-7

*60ns specifications are limited to a V_{CC} range of $\pm 5\%$. Contact factory for availability of 60ns.

KEY TIMING PARAMETERS

| SPEED | t_{RC} | t_{RAC} | t_{PC} | t_{AA} | t_{CAC} | t_{CAS} |
|-------|----------|-----------|----------|----------|-----------|-----------|
| -6 | 110ns | 60ns | 25ns | 30ns | 15ns | 10ns |
| -7 | 130ns | 70ns | 30ns | 35ns | 20ns | 12ns |
| -8 | 150ns | 80ns | 33ns | 40ns | 20ns | 12ns |

GENERAL DESCRIPTION


The MT4C16270 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4C16270 has both BYTE WRITE and WORD WRITE access cycles via two $\overline{\text{CAS}}$ pins.

The MT4C16270 offers an accelerated cycle access called EDO PAGE MODE.


The MT4C16270 $\overline{\text{CAS}}$ function and timing are determined by the first $\overline{\text{CAS}}$ ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$) to transition LOW and by the last to transition back HIGH. $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$

PIN ASSIGNMENT (Top View)

40-Pin SOJ (DA-7)




40/44-Pin TSOP (DB-4)



function in an identical manner to $\overline{\text{CAS}}$ in that either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ will generate an internal $\overline{\text{CAS}}$. Use of only one of the two results in a BYTE WRITE cycle. $\overline{\text{CASL}}$ transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and $\overline{\text{CASH}}$ transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ in the same manner.

FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. \overline{RAS} is used to latch the first 9 bits and \overline{CAS} the latter 9 bits.

The \overline{CAS} control also determines whether the cycle will be a refresh cycle (\overline{RAS} ONLY) or an active cycle (READ, WRITE or READ WRITE) once \overline{RAS} goes LOW. The MT4C16270 has two \overline{CAS} controls, \overline{CASL} and \overline{CASH} .

The \overline{CASL} and \overline{CASH} inputs internally generate a \overline{CAS} signal functioning in an identical manner to the single \overline{CAS} input on the other 256K x 16 DRAMs. The key difference is that each \overline{CAS} controls its corresponding DQ tristate logic (in conjunction with \overline{OE} and \overline{WE} and \overline{RAS}). \overline{CASL} controls DQ1 through DQ8 and \overline{CASH} controls DQ9 through DQ16.

The MT4C16270 \overline{CAS} function is determined by the first \overline{CAS} (\overline{CASL} or \overline{CASH}) transitioning LOW and the last transitioning back HIGH. The two \overline{CAS} controls give the MT4C16270 both byte READ and byte WRITE cycle capabilities.

A logic HIGH on \overline{WE} dictates READ mode while a logic LOW on \overline{WE} dictates WRITE mode. During a WRITE cycle,

data-in (D) is latched by the falling edge of \overline{WE} or \overline{CAS} , whichever occurs last. Taking \overline{WE} LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, the output pin(s) remain open (High-Z) until the next \overline{CAS} cycle. If \overline{WE} goes LOW after \overline{CAS} goes LOW and data reaches the output pins, data-out (Q) is activated and retains the selected cell data as long as \overline{CAS} and \overline{OE} remain LOW (regardless of \overline{WE} or \overline{RAS}). This late \overline{WE} pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by \overline{OE} , \overline{WE} and \overline{RAS} .

EDO PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The EDO PAGE MODE cycle is always initiated with a row-address strobed-in by \overline{RAS} followed by a column-address strobed-in by \overline{CAS} . \overline{CAS} may be toggled by holding \overline{RAS} LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning \overline{RAS} HIGH terminates the EDO PAGE MODE operation.




Figure 1
WORD AND BYTE WRITE EXAMPLE

BYTE ACCESS CYCLE

The BYTE WRITE cycle is determined by the use of $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$. Enabling $\overline{\text{CASL}}$ will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling $\overline{\text{CASH}}$ will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$ selects a WORD WRITE cycle.

The MT4C16270 can be viewed as two 256K x 8 DRAMs which have common input controls. Figure 1 illustrates the MT4C16270 BYTE WRITE and WORD WRITE cycles. The BYTE READ is accomplished in the same manner.

EDO PAGE MODE

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of $\overline{\text{CAS}}$. If $\overline{\text{CAS}}$ goes HIGH, and $\overline{\text{OE}}$ is LOW (active), the output buffers will be disabled. The MT4C16270 offers an accelerated PAGE MODE cycle by eliminating output disable from $\overline{\text{CAS}}$ HIGH. This option is called EDO and it allows $\overline{\text{CAS}}$ precharge time (t_{CP}) to occur without the output data

going invalid (see READ and EDO-PAGE-MODE READ waveforms).

EDO operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after $\overline{\text{CAS}}$ goes HIGH, as long as $\overline{\text{RAS}}$ and $\overline{\text{OE}}$ are held LOW and $\overline{\text{WE}}$ is held HIGH. $\overline{\text{OE}}$ can be brought LOW or HIGH while $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are LOW, and the DQs will transition between valid data and High-Z. Using $\overline{\text{OE}}$, there are two methods to disable the outputs and keep them disabled during the $\overline{\text{CAS}}$ HIGH time. The first method is to have $\overline{\text{OE}}$ HIGH when $\overline{\text{CAS}}$ transitions HIGH and keep $\overline{\text{OE}}$ HIGH for t_{OEH} . This will tristate the DQs and they will remain tristate, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again. The second method is to have $\overline{\text{OE}}$ LOW when $\overline{\text{CAS}}$ transitions HIGH. Then $\overline{\text{OE}}$ can pulse HIGH for a minimum of t_{OEP} anytime during the $\overline{\text{CAS}}$ HIGH period and the DQs will tristate and remain tristate, regardless of $\overline{\text{OE}}$, until $\overline{\text{CAS}}$ falls again (please reference Figure 2 for further detail on the




Figure 2
OUTPUT ENABLE AND DISABLE

toggling \overline{OE} condition). During other cycles, the outputs are disabled at t_{OFF} time after \overline{RAS} and \overline{CAS} are HIGH, or t_{WHZ} after \overline{WE} transitions LOW. The t_{OFF} time is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last. \overline{WE} can also perform the function of turning off the output drivers under certain conditions, as shown in Figure 3.

Returning \overline{RAS} and \overline{CAS} HIGH terminates a memory cycle and decreases chip current to a reduced standby level.

The chip is also preconditioned for the next cycle during the \overline{RAS} HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any \overline{RAS} cycle (READ, WRITE) or \overline{RAS} refresh cycle (\overline{RAS} ONLY, CBR, or HIDDEN) so that all 512 combinations of \overline{RAS} addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.




Figure 3
OUTPUT ENABLE AND DISABLE WITH \overline{WE}

TRUTH TABLE

| FUNCTION | | $\overline{\text{RAS}}$ | $\overline{\text{CASL}}$ | $\overline{\text{CASH}}$ | $\overline{\text{WE}}$ | $\overline{\text{OE}}$ | ADDRESSES | | DQs | NOTES |
|---------------------------------|-----------|-------------------------|--------------------------|--------------------------|------------------------|------------------------|-----------|-----|--|-------|
| | | | | | | | 'R | 'C | | |
| Standby | | H | H→X | H→X | X | X | X | X | High-Z | |
| READ: WORD | | L | L | L | H | L | ROW | COL | Data-Out | |
| READ: LOWER BYTE | | L | L | H | H | L | ROW | COL | Lower Byte, Data-Out Upper Byte, High-Z | |
| READ: UPPER BYTE | | L | H | L | H | L | ROW | COL | Lower Byte, High-Z Upper Byte, Data Out | |
| WRITE: WORD (EARLY WRITE) | | L | L | L | L | X | ROW | COL | Data-In | |
| WRITE: LOWER BYTE (EARLY) | | L | L | H | L | X | ROW | COL | Lower Byte, Data-In Upper Byte, High-Z | |
| WRITE: UPPER BYTE (EARLY) | | L | H | L | L | X | ROW | COL | Lower Byte, High-Z Upper Byte, Data-In | |
| READ WRITE | | L | L | L | H→L | L→H | ROW | COL | Data-Out, Data-In | 1, 2 |
| EDO-PAGE- MODE READ | 1st Cycle | L | H→L | H→L | H | L | ROW | COL | Data-Out | 2 |
| | 2nd Cycle | L | H→L | H→L | H | L | n/a | COL | Data-Out | 2 |
| EDO-PAGE- MODE WRITE | 1st Cycle | L | H→L | H→L | L | X | ROW | COL | Data-In | 1 |
| | 2nd Cycle | L | H→L | H→L | L | X | n/a | COL | Data-In | 1 |
| EDO- PAGE-MODE READ-WRITE | 1st Cycle | L | H→L | H→L | H→L | L→H | ROW | COL | Data-Out, Data-In | 1, 2 |
| | 2nd Cycle | L | H→L | H→L | H→L | L→H | n/a | COL | Data-Out, Data-In | 1, 2 |
| HIDDEN REFRESH | READ | L→H→L | L | L | H | L | ROW | COL | Data-Out | 2 |
| | WRITE | L→H→L | L | L | L | X | ROW | COL | Data-In | 1, 3 |
| RAS-ONLY REFRESH | | L | H | H | X | X | ROW | n/a | High-Z | |
| CBR REFRESH | | H→L | L | L | X | X | X | X | High-Z | 4 |

- NOTE:**
1. These WRITE cycles may also be BYTE WRITE cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 2. These READ cycles may also be BYTE READ cycles (either $\overline{\text{CASL}}$ or $\overline{\text{CASH}}$ active).
 3. EARLY WRITE only.
 4. At least one of the two $\overline{\text{CAS}}$ signals must be active ($\overline{\text{CASL}}$ or $\overline{\text{CASH}}$).

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc Supply Relative to Vss -1V to +7V
 Operating Temperature, T_A (ambient) 0°C to +70°C
 Storage Temperature (plastic) -55°C to +150°C
 Power Dissipation 1.2W
 Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)*

| PARAMETER/CONDITION | SYMBOL | MIN | MAX | UNITS | NOTES |
|---|--------------------|------|--------------------|-------|-------|
| Supply Voltage | V _{CC} ** | 4.5 | 5.5 | V | |
| Input High (Logic 1) Voltage, all inputs | V _{IH} | 2.4 | V _{CC} +1 | V | |
| Input Low (Logic 0) Voltage, all inputs | V _{IL} | -1.0 | 0.8 | V | |
| INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V) | I _I | -2 | 2 | μA | |
| OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V) | I _{OZ} | -10 | 10 | μA | |
| OUTPUT LEVELS Output High Voltage (I _{OUT} = -2.5mA) | V _{OH} | 2.4 | | V | |
| Output Low Voltage (I _{OUT} = 2.1mA) | V _{OL} | | 0.4 | V | |

| PARAMETER/CONDITION | SYMBOL | MAX | | | UNITS | NOTES |
|---|------------------|------|-----|-----|-------|----------|
| | | -6** | -7 | -8 | | |
| STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH}) | I _{CC1} | 2 | 2 | 2 | mA | |
| STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} -0.2V) | I _{CC2} | 1 | 1 | 1 | mA | 25 |
| OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN]) | I _{CC3} | 195 | 175 | 160 | mA | 3, 4, 40 |
| OPERATING CURRENT: EDO PAGE MODE Average power supply current (R _{AS} = V _{IL} , C _{AS} , Address Cycling: t _{PC} = t _{PC} [MIN]; t _{CP} , t _{ASC} = 10ns) | I _{CC4} | 130 | 125 | 120 | mA | 3, 4, 40 |
| REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling, C _{AS} =V _{IH} : t _{RC} = t _{RC} [MIN]) | I _{CC5} | 195 | 175 | 160 | mA | 3 |
| REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN]) | I _{CC6} | 180 | 160 | 140 | mA | 3, 5 |

**60ns specifications are limited to a V_{CC} range of ±5%.

CAPACITANCE

| PARAMETER | SYMBOL | MAX | UNITS | NOTES |
|--|-----------------|-----|-------|-------|
| Input Capacitance: A0-A8 | C _{i1} | 5 | pF | 2 |
| Input Capacitance: $\overline{\text{RAS}}$, $\overline{\text{CASL}}$, $\overline{\text{CASH}}$, $\overline{\text{WE}}$, $\overline{\text{OE}}$ | C _{i2} | 7 | pF | 2 |
| Input/Output Capacitance: DQ | C _{i0} | 7 | pF | 2 |

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5V \pm 10%)*

| AC CHARACTERISTICS | | -6* | | -7 | | -8 | | UNITS | NOTES |
|---|-------------------|-----|--------|-----|--------|-----|--------|-------|----------------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | | |
| Access time from column-address | ¹ AA | | 30 | | 35 | | 40 | ns | |
| Column-address setup to $\overline{\text{CAS}}$ precharge during WRITE | ¹ ACH | 15 | | 15 | | 20 | | ns | |
| Column-address hold time (referenced to $\overline{\text{RAS}}$) | ¹ AR | 40 | | 40 | | 55 | | ns | |
| Column-address setup time | ¹ ASC | 0 | | 0 | | 0 | | ns | 29 |
| Row-address setup time | ¹ ASR | 0 | | 0 | | 0 | | ns | |
| Column-address to $\overline{\text{WE}}$ delay time | ¹ AWD | 55 | | 60 | | 65 | | ns | 21 |
| Access time from $\overline{\text{CAS}}$ | ¹ CAC | | 15 | | 20 | | 20 | ns | 15, 31 |
| Column-address hold time | ¹ CAH | 10 | | 12 | | 15 | | ns | 29 |
| $\overline{\text{CAS}}$ pulse width | ¹ CAS | 10 | 10,000 | 12 | 10,000 | 12 | 10,000 | ns | 37 |
| $\overline{\text{CAS}}$ hold time (CBR REFRESH) | ¹ CHR | 10 | | 10 | | 10 | | ns | 5, 30 |
| Last $\overline{\text{CAS}}$ going LOW to first $\overline{\text{CAS}}$ returning HIGH | ¹ CLCH | 10 | | 10 | | 10 | | ns | 32 |
| $\overline{\text{CAS}}$ to output in Low-Z | ¹ CLZ | 3 | | 3 | | 3 | | ns | 31, 41 |
| Data output hold after $\overline{\text{CAS}}$ LOW | ¹ COH | 5 | | 5 | | 5 | | ns | |
| $\overline{\text{CAS}}$ precharge time | ¹ CP | 10 | | 10 | | 10 | | ns | 16, 34 |
| Access time from $\overline{\text{CAS}}$ precharge | ¹ CPA | | 35 | | 40 | | 45 | ns | 31 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | ¹ CRP | 5 | | 5 | | 5 | | ns | 30 |
| $\overline{\text{CAS}}$ hold time | ¹ CSH | 40 | | 40 | | 60 | | ns | 30 |
| $\overline{\text{CAS}}$ setup time (CBR REFRESH) | ¹ CSR | 10 | | 10 | | 110 | | ns | 5, 29 |
| $\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time | ¹ CWD | 40 | | 45 | | 45 | | ns | 21, 29 |
| Write command to $\overline{\text{CAS}}$ lead time | ¹ CWL | 10 | | 12 | | 12 | | ns | 26, 30 |
| Data-in hold time | ¹ DH | 10 | | 15 | | 15 | | ns | 22, 31 |
| Data-in hold time (referenced to $\overline{\text{RAS}}$) | ¹ DHR | 40 | | 40 | | 60 | | ns | |
| Data-in setup time | ¹ DS | 0 | | 0 | | 0 | | ns | 22, 31 |
| Output disable time | ¹ OD | 3 | 15 | 3 | 15 | 3 | 15 | ns | 28, 39, 41 |
| Output Enable time | ¹ OE | | 15 | | 20 | | 20 | ns | 23, 31 |
| $\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$ during READ-MODIFY-WRITE cycle | ¹ OEH | 15 | | 20 | | 20 | | ns | 27 |
| $\overline{\text{OE}}$ HIGH hold time from $\overline{\text{CAS}}$ HIGH | ¹ OEHC | 10 | | 10 | | 10 | | ns | |
| $\overline{\text{OE}}$ HIGH pulse width | ¹ OEP | 10 | | 10 | | 10 | | ns | |
| $\overline{\text{OE}}$ LOW to $\overline{\text{CAS}}$ HIGH setup time | ¹ OES | 5 | | 5 | | 5 | | ns | |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ or $\overline{\text{RAS}}$ | ¹ OFF | 3 | 15 | 3 | 15 | 3 | 15 | ns | 20, 28, 31, 41 |

*60ns specifications are limited to a V_{CC} range of \pm 5%.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$)*

| AC CHARACTERISTICS | | -6* | | -7 | | -8 | | UNITS | NOTES |
|---|-------------------|-----|---------|-----|---------|-----|---------|-------|------------|
| PARAMETER | SYM | MIN | MAX | MIN | MAX | MIN | MAX | | |
| OE setup prior to RAS during HIDDEN REFRESH cycle | ¹ ORD | 0 | | 0 | | 0 | | ns | |
| EDO-PAGE-MODE READ or WRITE cycle time | ¹ PC | 25 | | 30 | | 33 | | ns | 33 |
| EDO-PAGE-MODE READ-WRITE cycle time | ¹ PRWC | 72 | | 79 | | 84 | | ns | 33 |
| Access time from RAS | ¹ RAC | | 60 | | 70 | | 80 | ns | 14 |
| RAS to column-address delay time | ¹ RAD | 15 | 30 | 15 | 35 | 15 | 40 | ns | 18 |
| Row-address hold time | ¹ RAH | 10 | | 10 | | 10 | | ns | |
| Column-address to RAS lead time | ¹ RAL | 22 | | 27 | | 30 | | ns | |
| RAS pulse width | ¹ RAS | 60 | 10,000 | 70 | 10,000 | 80 | 10,000 | ns | |
| RAS pulse width (EDO PAGE MODE) | ¹ RASP | 60 | 100,000 | 70 | 100,000 | 80 | 100,000 | ns | |
| Random READ or WRITE cycle time | ¹ RC | 110 | | 130 | | 150 | | ns | |
| RAS to CAS delay time | ¹ RCD | 20 | 45 | 20 | 50 | 20 | 60 | ns | 17, 29 |
| Read command hold time (referenced to CAS) | ¹ RCH | 0 | | 0 | | 0 | | ns | 19, 26, 30 |
| Read command setup time | ¹ RCS | 0 | | 0 | | 0 | | ns | 26, 29 |
| Refresh period (512 cycles) | ¹ REF | | 8 | | 8 | | 8 | ms | |
| RAS precharge time | ¹ RP | 35 | | 40 | | 60 | | ns | |
| RAS to CAS precharge time | ¹ RPC | 10 | | 10 | | 10 | | ns | |
| Read command hold time (referenced to RAS) | ¹ RRH | 0 | | 0 | | 0 | | ns | 19 |
| RAS hold time | ¹ RSH | 10 | | 15 | | 15 | | ns | 38 |
| READ WRITE cycle time | ¹ RWC | 140 | | 157 | | 187 | | ns | |
| RAS to WE delay time | ¹ RWD | 85 | | 95 | | 105 | | ns | 21 |
| Write command to RAS lead time | ¹ RWL | 10 | | 12 | | 12 | | ns | 26 |
| Transition time (rise or fall) | ¹ T | 2 | 50 | 2 | 50 | 2 | 50 | ns | 9, 10 |
| Write command hold time | ¹ WCH | 10 | | 10 | | 10 | | ns | 26, 38 |
| Write command hold time (referenced to RAS) | ¹ WCR | 40 | | 40 | | 60 | | ns | 26 |
| Write command setup time | ¹ WCS | 0 | | 0 | | 0 | | ns | 21, 26, 29 |
| Output disable delay from WE | ¹ WHZ | 3 | 15 | 3 | 15 | 3 | 15 | ns | |
| Write command pulse width | ¹ WP | 10 | | 10 | | 10 | | ns | 26 |


*60ns specifications are limited to a V_{CC} range of $\pm 5\%$.

EDO DRAM


NOTES

1. All voltages referenced to Vss.
2. This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
3. I_{CC} is dependent on cycle rates.
4. I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
5. Enables on-chip refresh and address counters.
6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$) is assured.
7. An initial pause of $100\mu\text{s}$ is required after power-up followed by eight $\overline{\text{RAS}}$ refresh cycles ($\overline{\text{RAS}}$ ONLY or CBR) before proper device operation is assured. The eight $\overline{\text{RAS}}$ cycle wake-ups should be repeated any time the $\overline{\text{REF}}$ refresh requirement is exceeded.
8. AC characteristics assume $t_T = 2.5\text{ns}$.
9. $V_{IH}(\text{MIN})$ and $V_{IL}(\text{MAX})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
10. In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
11. If $\overline{\text{CAS}} = V_{IH}$, data output is High-Z.
12. If $\overline{\text{CAS}} = V_{IL}$, data output may contain data from the last valid READ cycle.
13. Measured with a load equivalent to one TTL gate and 50pF , $V_{OL} = 0.8V$ and $V_{OH} = 2.0V$.
14. Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
15. Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
16. If $\overline{\text{CAS}}$ is LOW at the falling edge of $\overline{\text{RAS}}$, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ must be pulsed HIGH for t_{CP} .
17. Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, access time is controlled exclusively by t_{CAC} .
18. Operation within the t_{RAD} limit ensures that $t_{RCD}(\text{MAX})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, access time is controlled exclusively by t_{AA} .
19. Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
20. $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition; it is not a reference to V_{OH} or V_{OL} .
21. t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ or $\overline{\text{OE}}$ go back to V_{IH}) is indeterminate. $\overline{\text{OE}}$ held HIGH and $\overline{\text{WE}}$ taken LOW after $\overline{\text{CAS}}$ goes LOW result in a LATE WRITE ($\overline{\text{OE}}$ -controlled) cycle.
22. These parameters are referenced to $\overline{\text{CAS}}$ leading edge in EARLY WRITE cycles and $\overline{\text{WE}}$ leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
23. During a READ cycle, if $\overline{\text{OE}}$ is LOW then taken HIGH before $\overline{\text{CAS}}$ goes HIGH, Q goes open. If $\overline{\text{OE}}$ is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{\text{WE}} = \text{LOW}$ and $\overline{\text{OE}} = \text{HIGH}$.
25. All other inputs at $V_{CC} - 0.2V$.
26. Write command is defined as $\overline{\text{WE}}$ going LOW.
27. LATE WRITE and READ-MODIFY-WRITE cycles must have both t_{OD} and t_{OE} met ($\overline{\text{OE}}$ HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if $\overline{\text{CAS}}$ remains LOW and $\overline{\text{OE}}$ is taken back LOW after t_{OE} is met.
28. The DQs open during READ cycles once t_{OD} or t_{OFF} occur.
29. The first $\overline{\text{CASx}}$ edge to transition LOW.
30. The last $\overline{\text{CASx}}$ edge to transition HIGH.
31. Output parameter (DQx) is referenced to corresponding $\overline{\text{CAS}}$ input, DQ1-DQ8 by $\overline{\text{CASL}}$ and DQ9-DQ16 by $\overline{\text{CASH}}$.
32. Last falling $\overline{\text{CASx}}$ edge to first rising $\overline{\text{CASx}}$ edge.
33. Last rising $\overline{\text{CASx}}$ edge to next cycle's last rising $\overline{\text{CASx}}$ edge.
34. Last rising $\overline{\text{CASx}}$ edge to first falling $\overline{\text{CASx}}$ edge.
35. First DQs controlled by the first $\overline{\text{CASx}}$ to go LOW.
36. Last DQs controlled by the last $\overline{\text{CASx}}$ to go HIGH.
37. Each $\overline{\text{CASx}}$ must meet minimum pulse width.
38. Last $\overline{\text{CASx}}$ to go LOW.
39. All DQs controlled, regardless $\overline{\text{CASL}}$ and $\overline{\text{CASH}}$.
40. Column-address changed once each cycle.
41. The 3ns minimum is a parameter guaranteed by design.

READ CYCLE




EARLY WRITE CYCLE




NOTE: 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

READ WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)




EDO-PAGE-MODE READ CYCLE




NOTE: 1. t_{PC} can be measured from falling edge of \overline{CAS} to falling edge of \overline{CAS} , or from rising edge of \overline{CAS} to rising edge of \overline{CAS} . Both measurements must meet the t_{PC} specification.

EDO-PAGE-MODE EARLY-WRITE CYCLE




EDO-PAGE-MODE READ-WRITE CYCLE (LATE WRITE and READ-MODIFY-WRITE cycles)




NOTE: 1. ¹PC can be measured from falling edge to falling edge of $\overline{\text{CAS}}$, or from rising edge to rising edge of $\overline{\text{CAS}}$. Both measurements must meet the ¹PC specification.

EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Pseudo READ-MODIFY-WRITE)




RAS-ONLY REFRESH CYCLE (\overline{OE} , \overline{WE} = DON'T CARE)




NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.

CBR REFRESH CYCLE (Addresses; \overline{OE} = DON'T CARE)




HIDDEN REFRESH CYCLE ²⁴ (\overline{WE} = HIGH; \overline{OE} = LOW)



NOTE: 1. t_{OFF} is referenced from the rising edge of \overline{RAS} or \overline{CAS} , whichever occurs last.

READ CYCLE (with \overline{WE} -controlled disable)



NOTE: 1. Although \overline{WE} is a "don't care" at \overline{RAS} time during an access cycle (READ or WRITE), the system designer should implement \overline{WE} HIGH for t_{WRP} and t_{WRH} . This design implementation will facilitate compatibility with future EDO DRAMs.