### **DRAM**

## 256K x 16 DRAM

**5V. EDO PAGE MODE** 

#### **FEATURES**

- Industry-standard x16 pinouts, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply\*
- Low power, 3mW standby; 300mW active, typical
- All device pins are TTL-compatible
- 512-cycle refresh in 8ms (nine rows and nine columns)
- Refresh modes: RAS ONLY, CAS-BEFORE-RAS (CBR) and HIDDEN
- Extended Data-Out (EDO) PAGE MODE access cycle
- · BYTE WRITE and BYTE READ access cycles

# OPTIONS MARKING • Timing 60ns access 70ns access -6\* 80ns access -8

 Write Cycle Access BYTE or WORD via CAS

16270

Packages
 Plastic SOJ (400 mil)
 DJ
 Plastic TSOP (400 mil)
 TG

Part Number Example: MT4C16270DJ-7

\*60ns specifications are limited to a Vcc range of  $\pm 5\%.$  Contact factory for availability of 60ns.

#### **KEY TIMING PARAMETERS**

SPEED	<sup>t</sup> RC	1RAC	<sup>t</sup> PC	<sup>t</sup> AA	<sup>1</sup> CAC	tCAS
-6	110ns	60ns	25ns	30ns	15ns	10ns
-7	130ns	70ns	30ns	35ns	20ns	12ns
-8	150ns	80ns	33ns	40ns	20ns	12ns

#### **GENERAL DESCRIPTION**

The MT4C16270 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x16 configuration. The MT4C16270 has both BYTE WRITE and WORD WRITE access cycles via two  $\overline{\text{CAS}}$  pins.

The MT4C16270 offers an accelerated cycle access called EDO PAGE MODE.

The MT4C16270 CAS function and timing are determined by the first CAS (CASL or CASH) to transition LOW and by the last to transition back HIGH. CASL and CASH

#### PIN ASSIGNMENT (Top View)

**40-Pin SOJ** (DA-7)


Vcc I	1	40	þ	Vss
DQ1 I	2	39	þ	DQ16
DQ2	3	38	þ	DQ15
DQ3 I	4	37	þ	DQ14
DQ4	5	36	þ	DQ13
Voc I	6	35	þ	Vss
DQ5	7	34	þ	DQ12
DQ6		33	þ	DQ11
DQ7	9	32	þ	DQ10
DQ8 I	10	31	þ	DQ9
NC I	111	30	þ	NC
NC I		29	Þ	CASL
WE I	13	28	þ	CASH
RAS	14	27	þ	Œ
NC I	15	26	þ	AB
A0 I	16	25	þ	A7
A1 -	17	24	þ	A6
A2 1		23	þ	A5
A3	19	22	þ	A4
Voc I	20	21	6	Vss

# **40/44-Pin TSOP** (DB-4)

Vcc [1] DQ1 [1] DQ2 [1] DQ3 [1] DQ4 [1] Vcc [1] DQ5 [1] DQ6 [1] DQ7 [1] DQ8 [1]	4 5 6 7 8 9	42 41 40 39 38 37	BBBBBBB	Vss DQ1 DQ1 DQ1 Vss DQ1 DQ1 DQ1 DQ1
NC III	15 16 17 18 19 20 21	30 29 28 27 26	BRARBAR	A8 A7 A6 A5

function in an identical manner to  $\overline{CAS}$  in that either  $\overline{CASL}$  or  $\overline{CASH}$  will generate an internal  $\overline{CAS}$ . Use of only one of the two results in a BYTE WRITE cycle.  $\overline{CASL}$  transitioning LOW selects a WRITE cycle for the lower byte (DQ1-DQ8) and  $\overline{CASH}$  transitioning LOW selects a WRITE cycle for the upper byte (DQ9-DQ16). BYTE READ cycles are achieved through  $\overline{CASL}$  or  $\overline{CASH}$  in the same manner.

#### **FUNCTIONAL BLOCK DIAGRAM**



#### **FUNCTIONAL DESCRIPTION**

Each bit is uniquely addressed through the 18 address bits during READ or WRITE cycles. These are entered 9 bits (A0-A8) at a time. RAS is used to latch the first 9 bits and CAS the latter 9 bits.

The  $\overline{\text{CAS}}$  control also determines whether the cycle will be a refresh cycle ( $\overline{\text{RAS}}$  ONLY) or an active cycle ( $\overline{\text{READ}}$ , WRITE or READ WRITE) once  $\overline{\text{RAS}}$  goes LOW. The MT4C16270 has two  $\overline{\text{CAS}}$  controls,  $\overline{\text{CASL}}$  and  $\overline{\text{CASH}}$ .

The  $\overline{\text{CASL}}$  and  $\overline{\text{CASH}}$  inputs internally generate a  $\overline{\text{CAS}}$  signal functioning in an identical manner to the single  $\overline{\text{CAS}}$  input on the other 256K x 16 DRAMs. The key difference is that each  $\overline{\text{CAS}}$  controls its corresponding DQ tristate logic (in conjunction with  $\overline{\text{OE}}$  and  $\overline{\text{WE}}$  and  $\overline{\text{RAS}}$ ).  $\overline{\text{CASL}}$  controls DQ1 through DQ8 and  $\overline{\text{CASH}}$  controls DQ9 through DQ16.

The MT4C16270 CAS function is determined by the first CAS (CASL or CASH) transitioning LOW and the last transitioning back HIGH. The two CAS controls give the MT4C16270 both byte READ and byte WRITE cycle capabilities.

A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever occurs last. Taking  $\overline{WE}$  LOW will initiate a WRITE cycle, selecting DQ1 through DQ16. If  $\overline{WE}$  goes LOW prior to  $\overline{CAS}$  going LOW, the output pin(s) remain open (High- Z) until the next  $\overline{CAS}$  cycle. If  $\overline{WE}$  goes LOW after  $\overline{CAS}$  goes LOW and data reaches the output pins, data out (Q) is activated and retains the selected cell data as long as  $\overline{CAS}$  and  $\overline{OE}$  remain LOW (regardless of  $\overline{WE}$  or  $\overline{RAS}$ ). This late  $\overline{WE}$  pulse results in a READ WRITE cycle.

The 16 data inputs and 16 data outputs are routed through 16 pins using common I/O, and pin direction is controlled by OE, WE and RAS.

EDO PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A8) page boundary. The EDO PAGE MODE cycle is always initiated with a row-address strobed-in by RAS followed by a column-address strobed-in by CAS. CAS may be toggled by holding RAS LOW and strobing-in different column-addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the EDO PAGE MODE operation.




Figure 1
WORD AND BYTE WRITE EXAMPLE

#### BYTE ACCESS CYCLE

The BYTE WRITE cycle is determined by the use of CASL and CASH. Enabling CASL will select a lower BYTE WRITE cycle (DQ1-DQ8) while enabling CASH will select an upper BYTE WRITE cycle (DQ9-DQ16). Enabling both CASL and CASH selects a WORD WRITE cycle.

The MT4C16270 can be viewed as two  $256K \times 8$  DRAMs which have common input controls. Figure 1 illustrates the MT4C16270 BYTE WRITE and WORD WRITE cycles. The BYTE READ is accomplished in the same manner.

#### EDO PAGE MODE

DRAM READ cycles have traditionally turned the output buffers off (High-Z) with the rising edge of  $\overline{CAS}$ . If  $\overline{CAS}$  goes HIGH, and  $\overline{OE}$  is LOW (active), the output buffers will be disabled. The MT4C16270 offers an accelerated PAGE MODE cycle by eliminating output disable from  $\overline{CAS}$  HIGH. This option is called EDO and it allows  $\overline{CAS}$  precharge time ( ${}^{L}CP$ ) to occur without the output data

going invalid (see READ and EDO-PAGE-MODE READ waveforms).

EDO operates as any DRAM READ or FAST-PAGE-MODE READ, except data will be held valid after CAS goes HIGH, as long as RAS and OE are held LOW and WE is held HIGH. OE can be brought LOW or HIGH while CAS and RAS are LOW, and the DQs will transition between valid data and High-Z. Using OE, there are two methods to disable the outputs and keep them disabled during the CAS HIGH time. The first method is to have OE HIGH when CAS transitions HIGH and keep OE HIGH for tOEHC. This will tristate the DQs and they will remain tristate, regardless of OE, until CAS falls again. The second method is to have OE LOW when CAS transitions HIGH. Then OE can pulse HIGH for a minimum of tOEP anytime during the CAS HIGH period and the DQs will tristate and remain tristate, regardless of OE, until CAS falls again (please reference Figure 2 for further detail on the




Figure 2
OUTPUT ENABLE AND DISABLE

toggling OE condition). During other cycles, the outputs are disabled at tOFF time after RAS and CAS are HIGH, or tWHZ after WE transitions LOW. The tOFF time is referenced from the rising edge of RAS or CAS, whichever occurs last. WE can also perform the function of turning off the output drivers under certain conditions, as shown in Figure 3.

Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level.

The chip is also preconditioned for the next cycle during the RAS HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE) or RAS refresh cycle (RAS ONLY, CBR, or HIDDEN) so that all 512 combinations of RAS addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will also invoke the refresh counter and controller for row-address control.




Figure 3 **OUTPUT ENABLE AND DISABLE WITH WE** 

#### **TRUTH TABLE**

							ADDRESSES			
FUNCTION		RAS	CASL	CASH	WE	ŌĒ	<sup>t</sup> R	tC	DQs	NOTES
Standby		Н	H→X	H→X	Х	Х	Х	Х	High-Z	
READ: WORD		Ł	L	١	Ι	L	ROW	COL	Data-Out	
READ: LOWER	BYTE	L	L	Η	Н	٦	ROW	COL	Lower Byte, Data-Out Upper Byte, High-Z	
READ: UPPER	BYTE	L	Η	L	Н	┙	ROW	COL	Lower Byte, High-Z Upper Byte, Data Out	
WRITE: WORD (EARLY WRITE		L	L	L	L	Х	ROW	COL	Data-In	
WRITE: LOWE BYTE (EARLY)		L	L	Н	L	Х	ROW	COL	Lower Byte, Data-In Upper Byte, High-Z	
WRITE: UPPER BYTE (EARLY)	-	L	Ξ	L	L	Х	ROW	COL	Lower Byte, High-Z Upper Byte, Data-In	
READ WRITE		L	٦	L	H→L	L⊶H	ROW	COL	Data-Out, Data-In	1, 2
EDO-PAGE-	1st Cycle	L	H→L	H→L	Н	L	ROW	COL	Data-Out	2
MODE READ	2nd Cycle	L	H→L	H→L	Н	L	n/a	COL	Data-Out	2
EDO-PAGE-	1st Cycle	L	H→L	H→L	L	×	ROW	COL	Data-In	1
MODE WRITE	2nd Cycle	Ł	H→L	H→L	L	Х	n/a	COL	Data-In	1
EDO-	1st Cycle	L	H→L	H→L	H→L	L→H	ROW	COL	Data-Out, Data-In	1, 2
PAGE-MODE READ-WRITE	2nd Cycle	L	± ⊥	H→L	H→L	L→H	n/a	COL	Data-Out, Data-In	1, 2
HIDDEN	READ	L→H→L	L	L	Н	L	ROW	COL	Data-Out	2
REFRESH	WRITE	L→H→L	L	L	L	Х	ROW	COL	Data-In	1, 3
RAS-ONLY RE	FRESH	L	H	Н	Х	Х	ROW	n/a	High-Z	
CBR REFRESI	1	H→L	L	L	Х	Х	Х	Х	High-Z	4

NOTE:

- 1. These WRITE cycles may also be BYTE WRITE cycles (either CASL or CASH active).
- 2. These READ cycles may also be BYTE READ cycles (either CASL or CASH active).
- 3. EARLY WRITE only.
- 4. At least one of the two CAS signals must be active (CASL or CASH).

#### **ABSOLUTE MAXIMUM RATINGS\***

\*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS**

(Notes: 1, 6, 7) ( $Vcc = +5V \pm 10\%$ )\*\*

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc**	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	ViH	2.4	Vcc+1	V	
Input Low (Logic 0) Voltage, all inputs	Vil	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ Vın ≤ Vcc (All other pins not under test = 0V)	li	-2	2	μА	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μА	
OUTPUT LEVELS Output High Voltage (Iout = -2.5mA)	Vон	2.4		٧	
Output Low Voltage (lout = 2.1mA)	Vol		0.4	٧	

			MAX			
PARAMETER/CONDITION	SYMBOL	-6**	-7	-8	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = Viri)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Vcc -0.2V)	Icc2	1	1	1	mA	25
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	Іссз	195	175	160	mA	3, 4, 40
OPERATING CURRENT: EDO PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: PC = PC [MIN]; CP, ASC = 10ns)	Icc4	130	125	120	mA	3, 4, 40
REFRESH CURRENT: RAS ONLY Average power supply current (RAS Cycling, CAS=Vin: RC = RC [MIN])	lcc5	195	175	160	mA	3
REFRESH CURRENT: CBR Average power supply current (RAS, CAS, Address Cycling: <sup>t</sup> RC = <sup>t</sup> RC [MIN])	lcce	180	160	140	mA	3, 5

<sup>\*\*60</sup>ns specifications are limited to a Vcc range of ±5%.

#### **CAPACITANCE**

PARAMETER	SYMBOL	MAX	UNITS	NOTES
Input Capacitance: A0-A8	Cii	5	pF	2
Input Capacitance: RAS, CASL, CASH, WE, OE	Cı2	7	pF	2
Input/Output Capacitance: DQ	Сю	7	pF	2

#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = +5V \pm 10\%$ )\*

AC CHARACTERISTICS		-6	i*	-78		8			
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Access time from column-address	<sup>t</sup> AA		30		35		40	ns	
Column-address setup to CAS precharge during WRITE	tACH	15		15		20		ns	
Column-address hold time (referenced to RAS)	<sup>t</sup> AR	40		40		55		ns	
Column-address setup time	†ASC	0		0		0		ns	29
Row-address setup time	<sup>t</sup> ASR	0		0		0		ns	
Column-address to WE delay time	tAWD	55		60		65		ns	21
Access time from CAS	†CAC		15		20		20	ns	15, 31
Column-address hold time	(CAH	10		12		15		ns	29
CAS pulse width	†CAS	10	10,000	12	10,000	12	10,000	ns	37
CAS hold time (CBR REFRESH)	tCHR	10		10		10		ns	5, 30
Last CAS going LOW to first CAS returning HIGH	CLCH	10		10		10		ns	32
CAS to output in Low-Z	†CLZ	3		3		3		ns	31, 41
Data output hold after CAS LOW	tCOH	5		5		5		ns	
CAS precharge time	<sup>t</sup> CP	10		10		10		ns	16, 34
Access time from CAS precharge	<sup>t</sup> CPA		35		40		45	ns	31
CAS to RAS precharge time	<sup>t</sup> CRP	5		5		5		ns	30
CAS hold time	<sup>t</sup> CSH	40		40		60		ns	30
CAS setup time (CBR REFRESH)	<sup>t</sup> CSR	10		10		110		ns	5, 29
CAS to WE delay time	<sup>1</sup> CWD	40		45		45		ns	21, 29
Write command to CAS lead time	<sup>t</sup> CWL	10		12		12		ns	26, 30
Data-in hold time	†DH	10		15		15		ns	22, 31
Data-in hold time (referenced to RAS)	<sup>t</sup> DHR	40		40		60		ns	
Data-in setup time	<sup>t</sup> DS	0		0		0		ns	22, 31
Output disable time	tOD	3	15	3	15	3	15	ns	28, 39, 41
Output Enable time	¹OE		15		20		20	ns	23, 31
OE hold time from WE during READ-MODIFY-WRITE cycle	<sup>t</sup> OEH	15		20		20		ns	27
OE HIGH hold time from CAS HIGH	OEHC	10		10		10		ns	
OE HIGH pulse width	<sup>t</sup> OEP	10		10		10		ns	
OE LOW to CAS HIGH setup time	<sup>t</sup> OES	5		5		5		ns	
Output buffer turn-off delay from CAS or RAS	<sup>t</sup> OFF	3	15	3	15	3	15	ns	20, 28, 31, 41

<sup>\*60</sup>ns specifications are limited to a Vcc range of  $\pm 5\%$ .



#### **ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS**

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) ( $Vcc = +5V \pm 10\%$ )\*

AC CHARACTERISTICS		-6*			-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
OE setup prior to RAS during HIDDEN REFRESH cycle	<sup>t</sup> ORD	0		0		0		ns	
EDO-PAGE-MODE READ or WRITE cycle time	<sup>t</sup> PC	25		30		33		ns	33
EDO-PAGE-MODE READ-WRITE cycle time	<sup>t</sup> PRWC	72		79		84		ns	33
Access time from RAS	<sup>1</sup> RAC	_	60		70		80	ns	14
RAS to column- address delay time	¹RAD	15	30	15	35	15	40	ns	18
Row-address hold time	<sup>t</sup> RAH	10		10		10		ns	
Column-address to RAS lead time	<sup>t</sup> RAL	22		27		30		ns	
RAS pulse width	†RAS	60	10,000	70	10,000	80	10,000	ns	
RAS pulse width (EDO PAGE MODE)	†RASP	60	100,000	70	100,000	80	100,000	ns	
Random READ or WRITE cycle time	¹RC	110		130		150		ns	
RAS to CAS delay time	tRCD	20	45	20	50	20	60	ns	17, 29
Read command hold time (referenced to CAS)	<sup>t</sup> RCH	0		0		0		ns	19, 26, 30
Read command setup time	tRCS	Ö		0		0		ns	26, 29
Refresh period (512 cycles)	<sup>t</sup> REF		8		8		8	ms	
RAS precharge time	<sup>t</sup> RP	35		40		60		ns	
RAS to CAS precharge time	tRPC	10		10		10		ns	
Read command hold time (referenced to RAS)	<sup>†</sup> RRH	0		0		0		ns	19
RAS hold time	<sup>t</sup> RSH	10		15		15	†··	ns	38
READ WRITE cycle time	<sup>t</sup> RWC	140		157		187		ns	
RAS to WE delay time	<sup>t</sup> RWD	85		95		105		ns	21
Write command to RAS lead time	<sup>t</sup> RWL	10	1	12		12		ns	26
Transition time (rise or fall)	ŀΤ	2	50	2	50	2	50	ns	9, 10
Write command hold time	¹WCH	10		10		10		ns	26, 38
Write command hold time (referenced to RAS)	†WCR	40		40		60		ns	26
Write command setup time	¹WCS	0		0	$\vdash$	0	1 1	ns	21, 26, 29
Output disable delay from WE	¹WHZ	3	15	3	15	3	15	ns	,,
Write command pulse width	tWP	10		10	<u> </u>	10	† · · · · · · †	ns	26

<sup>\*60</sup>ns specifications are limited to a Vcc range of ±5%.


# EDO DRAN

#### NOTES


- 1. All voltages referenced to Vss.
- 2. This parameter is sampled. Vcc =  $5V \pm 10\%$ ; f = 1 MHz.
- 3. Icc is dependent on cycle rates.
  - Icc is dependent on output loading and cycle rates.
     Specified values are obtained with minimum cycle time and the output open.
  - 5. Enables on-chip refresh and address counters.
  - The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T<sub>A</sub> ≤ 70°C) is assured.
  - 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS ONLY or CBR) before proper device operation is assured. The eight RAS cycle wake-ups should be repeated any time the tREF refresh requirement is exceeded.
  - 8. AC characteristics assume  ${}^{t}T = 2.5 \text{ ns}$ .
  - VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL and VIH).
  - In addition to meeting the transition rate specification, all input signals must transit between Vih and Vil (or between Vil and Vih) in a monotonic manner.
  - 11. If  $\overline{CAS}$  and  $\overline{RAS}$  = VIH, data output is High-Z.
  - 12. If  $\overline{CAS} = VIL$ , data output may contain data from the last valid READ cycle.
  - Measured with a load equivalent to one TTL gate and 50pF, Vol. = 0.8V and VoH = 2.0V.
  - 14. Assumes that <sup>t</sup>RCD < <sup>t</sup>RCD (MAX). If <sup>t</sup>RCD is greater than the maximum recommended value shown in this table, <sup>t</sup>RAC will increase by the amount that <sup>t</sup>RCD exceeds the value shown.
  - 15. Assumes that  ${}^{t}RCD \ge {}^{t}RCD (MAX)$ .
  - 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the Q buffer, CAS and RAS must be pulsed HIGH for <sup>t</sup>CP.
  - 17. Operation within the <sup>t</sup>RCD (MAX) limit ensures that <sup>t</sup>RAC (MAX) can be met. <sup>t</sup>RCD (MAX) is specified as a reference point only; if <sup>t</sup>RCD is greater than the specified <sup>t</sup>RCD (MAX) limit, access time is controlled exclusively by <sup>t</sup>CAC.
  - 18. Operation within the <sup>t</sup>RAD limit ensures that <sup>t</sup>RCD (MAX) can be met. <sup>t</sup>RAD (MAX) is specified as a reference point only; if <sup>t</sup>RAD is greater than the specified <sup>t</sup>RAD (MAX) limit, access time is controlled exclusively by <sup>t</sup>AA.
  - 19. Either <sup>t</sup>RCH or <sup>t</sup>RRH must be satisfied for a READ cycle.
  - 'OFF (MAX) defines the time at which the output achieves the open circuit condition; it is not a reference to VOH or VOL.

- 21. <sup>t</sup>WCS, <sup>t</sup>RWD, <sup>t</sup>AWD and <sup>t</sup>CWD are restrictive operating parameters in LATE WRITE and READ-MODIFY-WRITE cycles only. If <sup>t</sup>WCS ≥ <sup>t</sup>WCS (MIN), the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If <sup>t</sup>RWD ≥ <sup>t</sup>RWD (MIN), <sup>t</sup>AWD ≥ <sup>t</sup>AWD (MIN) and <sup>t</sup>CWD ≥ <sup>t</sup>CWD (MIN), the cycle is a READ-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the state of Q (at access time and until CAS and RAS or OE go back to Viii) is indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW result in a LATE WRITE (OE-controlled) cycle.
- These parameters are referenced to CAS leading edge in EARLY WRITE cycles and WE leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- 23. During a READ cycle, if  $\overline{OE}$  is LOW then taken HIGH before CAS goes HIGH, Q goes open. If  $\overline{OE}$  is tied permanently LOW, a LATE WRITE or READ-MODIFY-WRITE operation is not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case,  $\overline{WE} = LOW$  and  $\overline{OE} = HIGH$ .
- 25. All other inputs at Vcc -0.2V.
- 26. Write command is defined as WE going LOW.
- 27. LATE WRITE and READ-MODIFY-WRITE cycles must have both <sup>t</sup>OD and <sup>t</sup>OEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously written data if CAS remains LOW and OE is taken back LOW after <sup>t</sup>OEH is met.
- The DQs open during READ cycles once <sup>t</sup>OD or <sup>t</sup>OFF occur.
- 29. The first CASx edge to transition LOW.
- 30. The last CASx edge to transition HIGH.
- 31. Output parameter (DQx) is referenced to corresponding CAS input, DQ1-DQ8 by CASL and DQ9-DQ16 by CASH.
- 32. Last falling CASx edge to first rising CASx edge.
- Last rising CASx edge to next cycle's last rising CASx edge.
- 34. Last rising CASx edge to first falling CASx edge.
- 35. First DQs controlled by the first CASx to go LOW.
- 36. Last DQs controlled by the last CASx to go HIGH.
- 37. Each CASx must meet minimum pulse width.
- 38. Last CASx to go LOW.
- 39. All DQs controlled, regardless  $\overline{CASL}$  and  $\overline{CASH}$ .
- 40. Column-address changed once each cycle.
- The 3ns minimum is a parameter guaranteed by design.

#### **READ CYCLE**




#### **EARLY WRITE CYCLE**




**NOTE:** 1. <sup>t</sup>OFF is referenced from the rising edge of RAS or CAS, whichever occurs last.


# **READ WRITE CYCLE**(LATE WRITE and READ-MODIFY-WRITE cycles)




#### **EDO-PAGE-MODE READ CYCLE**



#### **EDO-PAGE-MODE EARLY-WRITE CYCLE**




# **EDO-PAGE-MODE READ-WRITE CYCLE**(LATE WRITE and READ-MODIFY-WRITE cycles)




NOTE: 1. <sup>†</sup>PC can be measured from falling edge to falling edge of <del>CAS</del>. The can be measurements must meet the <sup>†</sup>PC specification.

# EDO-PAGE-MODE READ-EARLY-WRITE CYCLE (Psuedo READ-MODIFY-WRITE)




#### RAS-ONLY REFRESH CYCLE (OE, WE = DON'T CARE)



NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for WRP and WRH. This design implementation will facilitate compatibility with future EDO DRAMs.


#### **CBR REFRESH CYCLE**

(Addresses; OE = DON'T CARE)




#### **HIDDEN REFRESH CYCLE 24**

 $(\overline{WE} = HIGH; \overline{OE} = LOW)$ 



NOTE: 1. OFF is referenced from the rising edge of RAS or CAS, whichever occurs last.

# **READ CYCLE** (with WE-controlled disable)



NOTE: 1. Although WE is a "don't care" at RAS time during an access cycle (READ or WRITE), the system designer should implement WE HIGH for twRP and twRH. This design implementation will facilitate compatibility with future EDO DRAMs.