



PRELIMINARY

MITSUBISHI LSIs

M5M482128J-8, -10, -12

1048576-BIT DUAL-PORT DYNAMIC RAM

DESCRIPTION

The Mitsubishi M5M482128J is a high speed 1048576-bit Dual Port Dynamic Memory equipped with a 128K x 8 Dynamic RAM Port and a 256 x 8 Serial Read/Write Port. The use of triple-layer polysilicon CMOS process combined with silicide technology and a single transistor dynamic storage cell provide both high circuit density and low power dissipation.

The Serial Read/Write Ports are connected to an internal 2,048 bit Data Register through a 256 x 8 Serial Input/Output Control circuit and can be serially readout or written in with a clock rate of up to 33MHz.

All reads and writes are done relative to the RAM array, thus Data transfer from the RAM array to the Data Register is referred to as a Read Transfer, while Data Transfer from the Data Register to the RAM array is referred to as a Write Transfer.

FEATURES


Type name	RAS Access Time (ns)	Random Read/Write Cycle Time (ns)	Serial Read Cycle Time (ns)	Random Read/Write Vcc Supply Current (mA)	Serial Read/Write Vcc Supply Current (mA)
M5M482128J-8	80ns	160ns	30ns	80mA	60mA
M5M482128J-10	100ns	190ns	30ns	70mA	50mA
M5M482128J-12	120ns	220ns	40ns	60mA	40mA

- Dual Port Architecture
 - RAM Port: 128K-word x 8-bit
 - Serial Port: 256 word x 8-bit
- Bidirectional Data Transfer function between the RAM array and the Data Register.
- Fully Asynchronous Dual Port Accessibility (Split SAM)
- Addressable Start of Serial Read/Write (Pointer Control Function)
- Write per Bit Function
- Real Time Data Transfer from the RAM Array to the Data Register.
- Fast Page Mode, Hidden Refresh and $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ Refresh.
- 512 cycle/8ms Refresh.
- Flash write operation.
- Block write operation

APPLICATION

Display equipment for personal computer/work station, Frame memory for digital TV/VTR, Videotex, Teletext, Video printer, High Speed data transmission systems.

PIN CONFIGURATION (TOP VIEW)




Outline 40P0K (400 mil 28 pin SOJ)

NC: NO CONNECTION

1048576-BIT DUAL-PORT DYNAMIC RAM

BLOCK DIAGRAM



1048576-BIT DUAL-PORT DYNAMIC RAM

PIN DESCRIPTION

Pin	Name	Function
$\overline{RAS}$	ROW ADDRESS STROBE INPUT	It is used as a clock which latches the row address ($A_0 \sim A_8$) to select the word line. It also latches the mask data for Write-per-bit, Flash write and Split write transfer functions when the $\overline{WB}$ level is low. $\overline{CAS}$ before $\overline{RAS}$ refresh mode is activated when preceded by $\overline{CAS}$ falling low.
$\overline{CAS}$	COLUMN ADDRESS STROBE INPUT	It is used as a clock which latches the column address ($A_9 \sim A_{16}$) and initiates the reading or writing of the selected words. In the data transfer cycle, this latches the SAM Top address point. (TAP)
$A_0 \sim A_8$	ADDRESS INPUT	The M5M482128 utilizes an address multiplex method for selecting one word among the 128K-word memory cells. 9 row addresses and 8 column addresses are latched by the $\overline{RAS}$ and $\overline{CAS}$ falling edge. In the data transfer cycle, this address input is also combined with the serial access start address. (TAP)
$\overline{WB}/\overline{WE}$	WRITE-PER-BIT / WRITE ENABLE INPUT	When the $\overline{WB}/\overline{WE}$ level is low at the $\overline{RAS}$ falling edge Write-per-bit (RAM write with mask), Write transfer with MASK or Flash write with MASK cycle is selected. When it is high, normal read/write, Read transfer or Load color register cycle is selected. This clock also controls early/late write mode at the $\overline{CAS}$ falling edge.
$\overline{DT}/\overline{OE}$	DATA TRANSFER / OUTPUT ENABLE INPUT	When the $\overline{DT}/\overline{OE}$ level is low at the $\overline{RAS}$ falling edge, the data transfer cycle is selected and when it is high, RAM read/write cycle, Load color register cycle or Flash write cycle is activated according to the $\overline{WB}/\overline{WE}$ and DSF combination. In the RAM read cycle, it enables the data output (RAM port).
WIO_n^*	WRITE MASK / DATA INPUT/OUTPUT	These are the data input/output pins to the RAM. During RAM write-per-bit cycle, Split write transfer cycle or Flash write cycle, high data input at the $\overline{RAS}$ falling edge enables the selected-bit (row) for write operation. In the write cycle, the data is latched at the falling edge of the $\overline{CAS}$ or the $\overline{WB}/\overline{WE}$ input, whichever is the later.
SC	SERIAL CONTROL INPUT	All serial access is initiated from the SC clock rising edge. In the serial read cycle, the output data is held until the next clock rise. Also in the serial write cycle, the data is latched at the SC clock rising edge.
SIO_n^*	SERIAL INPUT/OUTPUT	256 x 8 word serial data input/output pins.
$\overline{SE}$	SERIAL ENABLE INPUT	This enables the serial input/output. In the write transfer cycle when $\overline{SE}$ is high at the $\overline{RAS}$ falling edge, Pseudo transfer cycle is selected, and when it is low, Write transfer cycle is selected.
DSF	INPUT SPECIAL FUNCTION	This input defines special functions such as Split read/write transfer, Flash write, Block write and Load color register. When it is set low, the device works as a basic dual-port memory except for the Normal write transfer cycle masking mode.
QSE	OUTPUT SPECIAL FUNCTION	Output indicating the serial data selector status.

Note *: $n = 0 \sim 7$.

1048576-BIT DUAL-PORT DYNAMIC RAM

128Kx8 Truth Table


Code mnemo- nic	RAS falling edge							CAS falling edge				Write mask op.	Raster op.	Register			
	CAS	DT/OE	WB/WE	DSF	SE	Addr	WIO _n	WB/WE	DSF	Addr	WIO _n			Write mask temporary	Write mask persistant	Color	
Option	0	0	0	0	—	—	—	—	—	—	—	—	—	—	—	—	None use
	0	0	0	1	—	—	—	—	—	—	—	—	—	—	—	—	C.B.R
CBR	0	0	1	0	—	—	—	—	—	—	—	—	—	—	—	—	C.B.R
	0	0	1	1	—	—	—	—	—	—	—						
CBR	0	1	0	0	—	—	—	—	—	—	—	—	—	—	—	—	C.B.R
	0	1	0	1	—	—	—	—	—	—	—						
CBR	0	1	1	0	—	—	—	—	—	—	—	—	—	—	—	—	C.B.R
	0	1	1	1	—	—	—	—	—	—	—						
MWT	1	0	0	0	0/1	Row/Ref	WM1	—	0	TAP	—	Yes per row	—	Load use	—	—	Wr. transfer ($\overline{SE}=0$) Pseudo write transfer ($\overline{SE}=1$)
PWT	1	0	0	0	0/1	Row/Ref	WM1	—	1	TAP	—						
SWT	1	0	0	1	—	Row	WM1	—	0	TAP	—	Yes per row	—	Load use	—	—	Split write transfer with new mask
	1	0	0	1	—	Row	WM1	—	1	TAP	—						
RT	1	0	1	0	—	Row	—	—	0	TAP	—	—	—	—	—	—	Read transfer
	1	0	1	0	—	Row	—	—	1	TAP	—						
SRT	1	0	1	1	—	Row	—	—	0	TAP	—	—	—	—	—	—	Split read transfer
	1	0	1	1	—	Row	—	—	1	TAP	—						
RWNM	1	1	0	0	—	Row	WM1	*E/L	0	Col.	DQin	Yes	—	Load use	—	—	RAM write with new mask
BWNM	1	1	0	0	—	Row	WM1	—	1	Col.	Set.	Yes	—	Load use	—	Use	Block write with new mask
FWT	1	1	0	1	—	Row	WM1	—	0	—	—	Yes per row	—	Load use	—	—	Flash write with new mask
	1	1	0	1	—	Row	WM1	—	1	—	—						
RW	1	1	1	0	—	Row	—	*E/L	0	Col.	DQin	—	—	—	—	—	Read/Write
BW	1	1	1	0	—	Row	—	—	1	Col.	Set.	—	—	—	—	Use	Block write with no mask
LCR	1	1	1	1	—	Ref	—	*E/L	0	—	CLR	—	—	—	—	Load	Load color reg.
	1	1	1	1	—	Ref	—	*E/L	1	—	CLR						

*E/L: Early write/Late write ** Ref: Refresh Address

FUNCTION

1. Flash Write


Utility: A high speed clear can be performed with flash write cycle.



- * Write a color (0 or 1) to an entire row in one RAM cycle.
- * Before flash write cycle, the color data must be set into an internal color register at least once.

1048576-BIT DUAL-PORT DYNAMIC RAM

Flash Write Timing Description





* The mask must be asserted on each flash write cycle.

2. Split Register

Utility


- To simplify real time transfer timing (Fully asynchronous Serial Access)
- Split Serial Register into two halves – To optimize the memory size to CRT.



Pointer Path

At Normal read transfer cycle



- Transfer the data from RAM to SAM, and set the SAM start address among 256.
- Start the Serial Read cycle.
- Serial Read from Lower to Upper/Upper to Lower.
(The pointer of the Lower/Upper SAM will be automatically cleared to address 0/128 after over-carried)



1048576-BIT DUAL-PORT DYNAMIC RAM


At Split and read transfer cycle

1. Normal transfer cycle must be performed prior to the split transfer cycle.
2. The data is transferred between the idle half of the SAM and the selected Row. At the same time the idle SAM's start address is set to give the next start address after the end of the busy SAM.
3. At the split transfer mode, data is transferred to the idle half of the SAM automatically. (Column A₇ is ignored.)
4. QSF indicates the busy SAM.
 (Lower Half SAM is busy: 0,
 Upper Half SAM is busy: 1)
5. Serial Read can be performed asynchronously during RAM cycle and Split transfer cycle.




1048576-BIT DUAL-PORT DYNAMIC RAM

Split Read Transfer Timing Description




1048576-BIT DUAL-PORT DYNAMIC RAM

Split Write Transfer Timing Description




1048576-BIT DUAL-PORT DYNAMIC RAM

Split Read Transfer Inhibit Timing Description




Split Write Transfer Inhibit Timing Description




1048576-BIT DUAL-PORT DYNAMIC RAM

QSF Timing Description
Serial-In



Serial-Out



Data transfer mode	SIO mode	SAM TAP	Data transfer	QSF set
Normal read transfer	Output	Col. (A ₀ ~ A ₇)	RAM → SAM	A ₇
Normal write transfer	Input	Col. (A ₀ ~ A ₇)	SAM → RAM	A ₇
Pseudo write transfer	Input	Col. (A ₀ ~ A ₇)	—	A ₇
Split read transfer	Not effect	Col. (A ₀ ~ A ₆)	RAM → SAM *1	—
Split write transfer	Not effect	Col. (A ₀ ~ A ₆)	SAM → RAM *1	—

*1: If QSF = 0 then the upper half data (128 ~ 255) is transferred.
 If QSF = 1 then the lower half data (0 ~ 127) is transferred.


3. Block Write

In the Block Write cycle, Data from the Color Register can be written into 4 bit-columns (which Blocks are selected with column address CA₂~CA₇) at one time. The DQ₀₋₃ the input at $\overline{\text{CAS}}$ falling edge enables a selective column write operation of the selected 4 bit-columns. When $\overline{\text{WB/WE}}$ is low at $\overline{\text{RAS}}$ falling edge Write-per-bit operation applies to the writing of color data. The Color Register must be loaded prior to the Block Write cycle.


Application

Block Write operation is useful for the partial-clearing or partial-painting of a bit-map display with same color data. With the selective-column writing of data, any of the 4 bit-columns can be masked, so allowing the boundary treatment in the same cycle.

1048576-BIT DUAL-PORT DYNAMIC RAM



Block Write Timing Description




- *1: H: No mask
L: Write per bit operation
- *2: H: Write enable (No mask)
L: Disable (mask)
- *3: Column address CA₂~CA₇. CA₀, CA₁ = Don't care (H/L fixed)

Only when $\overline{\text{WB/WE}}$ is low at $\overline{\text{RAS}}$ falling edge

- *4: Select W/IO₀. CA₀=0, CA₁=0
W/IO₁: CA₀=1, CA₁=0
W/IO₂: CA₀=0, CA₁=1
W/IO₃: CA₀=1, CA₁=1
- H: Write enable (no mask)
L: Disable (mask)

1048576-BIT DUAL-PORT DYNAMIC RAM



A₀, A₁ and W/IO₄₋₇ at $\overline{\text{CAS}}$ falling edge, are "don't care", but must be set H or L state.

Example of Block Write Operation

'X' indicates pre-state, 'H'; high level (1), 'L'; low level (0).




Diagram illustrating the timing and data flow for the 68000 microprocessor, showing the relationship between the Load Color Register Cycle, Block Write Cycle (Without Mask), and Block Write Cycle (With Mask).

The diagram is divided into three main sections: LOAD COLOR REG. CYCLE, BLOCK WRITE CYCLE WITHOUT MASK, and BLOCK WRITE CYCLE WITH MASK. Each section contains a timing diagram for the RAS, CAS, and A0~A7 signals, and a corresponding data flow diagram for the D0~D7 signals.

LOAD COLOR REG. CYCLE: This section shows the timing for the Load Color Register Cycle. The RAS signal is active low, and the CAS signal is active low. The A0~A7 signals are shown as a sequence of 8 bits, with the first 4 bits (A0~A3) being the color register address and the last 4 bits (A4~A7) being the color register data. The data flow diagram shows the D0~D7 signals being loaded into the color register.

BLOCK WRITE CYCLE WITHOUT MASK: This section shows the timing for the Block Write Cycle Without Mask. The RAS signal is active low, and the CAS signal is active low. The A0~A7 signals are shown as a sequence of 8 bits, with the first 4 bits (A0~A3) being the block address and the last 4 bits (A4~A7) being the block data. The data flow diagram shows the D0~D7 signals being written to the block.

BLOCK WRITE CYCLE WITH MASK: This section shows the timing for the Block Write Cycle With Mask. The RAS signal is active low, and the CAS signal is active low. The A0~A7 signals are shown as a sequence of 8 bits, with the first 4 bits (A0~A3) being the block address and the last 4 bits (A4~A7) being the block data. The data flow diagram shows the D0~D7 signals being written to the block, with the mask signal (M) being active low.

The diagram also includes a legend for the data flow diagrams, showing the relationship between the D0~D7 signals and the color register data.

1048576-BIT DUAL-PORT DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage	With respect to V_{SS}	-1~7	V
V_I	Input voltage		-1~7	V
V_O	Output voltage		-1~7	V
I_O	Output current		50	mA
P_d	Power dissipation	$T_a = 25^\circ\text{C}$	1000	mW
T_{opr}	Operating temperature		0~70	$^\circ\text{C}$
T_{stg}	Storage temperature		-65~150	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS ($T_a = 0 \sim 70^\circ\text{C}$, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Norm	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{SS}	Supply voltage	0	0	0	V
V_{IH}	High-level input	2.4		6.5	V
V_{IL}	Low-level input	-1.0		0.8	V

Note 1: All voltage values are with respect to V_{SS} .

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$V_{OH(R)}$	High level output (RAM port)	$I_{OH(R)} = -1\text{mA}$	2.4		V_{CC}	V
$V_{OL(R)}$	Low level output (RAM port)	$I_{OL(R)} = 2.1\text{mA}$	0		0.4	V
$V_{OH(S)}$	High level output (Serial I_O port)	$I_{OH(S)} = -1\text{mA}$	2.4		V_{CC}	V
$V_{OL(S)}$	Low level output (Serial I_O port)	$I_{OL(S)} = 2.1\text{mA}$	0		0.4	V
I_{OZ}	Off-state output current	Q Floating $0 < V_{out} < V_{CC}$	-10		10	μA
I_I	Input current	$0 < V_{in} < V_{CC}$	-10		10	μA

CAPACITANCE ($T_a = 25^\circ\text{C}$, $f = 1\text{MHz}$, $V_I = 25\text{mVrms}$)

Symbol	Pin name	Test conditions	Limits			Unit
			Min	Typ	Max	
C_{IN0}	$\overline{RAS}$, $\overline{CAS}$, $\overline{WB}/\overline{WE}$, SC, $\overline{SE}$, $\overline{DT}/\overline{OE}$, DSF	$V_I = V_{SS}$, $f = 1\text{MHz}$, $V_I = 25\text{mVrms}$			8	pF
C_{IN1}	$A_0 \sim A_8$				8	pF
C_O	$WIO_0 \sim WIO_7$, $SIO_0 \sim SIO_7$, QSF				10	pF

1048576-BIT DUAL-PORT DYNAMIC RAM

ELECTRICAL CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted) (Note 3)

Symbol	Parameter		Limits			Unit
			M5M482128-8	M5M482128-10	M5M482128-12	
	RAM port	SAM port	Max	Max	Max	
I _{CC1}	Random R/W cycle $\overline{RAS}/\overline{CAS}$ cycling, $t_{RC} = t_{RC}(\text{min})$	Standby ($SC = V_{IL}$)	80	70	60	mA
I _{CC2}	Standby $\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IH}$, $D_{OUT} = \text{Hi-Z}$	($SC = V_{IL}$)	5	5	5	mA
I _{CC3}	$\overline{RAS}$ only refresh cycle $\overline{RAS} = \text{cycling}$, $\overline{CAS} = V_{IH}$, $t_{RC} = \text{min}$	($SC = V_{IL}$)	80	70	60	mA
I _{CC4}	Page mode cycle $\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{cycling}$, $t_{PC} = \text{min}$	($SC = V_{IL}$)	70	60	50	mA
I _{CC5}	$\overline{CAS}$ before $\overline{RAS}$ refresh $t_{RC} = t_{RC}(\text{min})$	($SC = V_{IL}$)	80	70	60	mA
I _{CC6}	Data transfer cycle $t_{RC} = t_{RC}(\text{min})$	($SC = V_{IL}$)	80	70	60	mA
I _{CC7}	Random R/W cycle $\overline{RAS}/\overline{CAS}$ cycling, $t_{RC} = t_{RC}(\text{min})$	Active ($t_{SCC} = \text{min}$)	140	120	100	mA
I _{CC8}	Standby $\overline{RAS} = V_{IH}$, $\overline{CAS} = V_{IH}$, $D_{OUT} = \text{Hi-Z}$	($t_{SCC} = \text{min}$)	60	50	40	mA
I _{CC9}	$\overline{RAS}$ only refresh cycle $\overline{RAS} = \text{cycling}$, $\overline{CAS} = V_{IH}$, $t_{RC} = \text{min}$	($t_{SCC} = \text{min}$)	140	120	100	mA
I _{CC10}	Page mode cycle $\overline{RAS} = V_{IL}$, $\overline{CAS} = \text{cycling}$, $t_{RC} = \text{min}$	($t_{SCC} = \text{min}$)	130	110	90	mA
I _{CC11}	$\overline{CAS}$ before $\overline{RAS}$ refresh $t_{RC} = t_{RC}(\text{min})$	($t_{SCC} = \text{min}$)	140	120	100	mA
I _{CC12}	Data transfer cycle $t_{RC} = t_{RC}(\text{min})$	($t_{SCC} = \text{min}$)	140	120	100	mA

Note 3: I_{CC} is obtained with the output open.

4: If $V_{IH} \geq V_{CC} \times 0.9$ and $V_{IL} \leq 0.6V$.

Then $I_{CC2} \leq 2.0\text{mA}$. (DSF, SE and SIO₀ ~ SIO₇ must be stable in high or low level.)

SWITCH CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$, unless otherwise noted)

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{CAC}	Access time from $\overline{CAS}$ (Note 6, 7)		25		30		40	ns
t _{RAC}	Access time from $\overline{RAS}$ (Note 6, 8)		80		100		120	ns
t _{CAA}	Column address access time (Note 6, 9)		40		50		60	ns
t _{CPA}	Access time from $\overline{CAS}$ precharge (Note 6, 10)		45		55		65	ns
t _{OEA}	Access time from $\overline{OE}$ (Note 6)		25		30		35	ns
t _{CLZ}	Output low impedance time from $\overline{CAS}$ low (Note 6)	5		5		5		ns
t _{OFF}	Output disable time after $\overline{CAS}$ high (Note 11)	0	20	0	25	0	30	ns
t _{OEZ}	Output disable time after $\overline{OE}$ high (Note 11)	0	20	0	25	0	30	ns
t _{SCA}	Access time from SC high (Note 6-S)		30		30		40	ns
t _{SOA}	Access time from $\overline{SE}$ low (Note 6-S)	0	25	0	25	0	35	ns
t _{SOZ}	Output disable time after $\overline{SE}$ high (Note 11)	0	20	0	20	0	25	ns
t _{SOH}	Serial outut hold time after SC high	5		5		5		ns
t _{S00}	Delay time $\overline{SE}$ low to serial setup (Note 6-S)	15		15		25		ns

Note 5: An initial pause of 500 μ s is required after power-up followed by any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CAS}$ cycles and 8 SC cycles before proper device operation is achieved.

Note that $\overline{RAS}$ may be cycled during the initial pause.

And any 8 $\overline{RAS}$ or $\overline{RAS}/\overline{CAS}$ cycles are required after prolonged periods of $\overline{RAS}$ inactivity before proper device operation is achieved.

6: Measured with a load circuit equivalent to 1TTL loads and 50pF.

6-S: Measured with a load circuit equivalent to 1TTL loads and 30pF.

7: Assume that $t_{RCD}(\text{max}) \leq t_{RCD}$ and $t_{RAD}(\text{max}) \geq t_{RAD}$.

8: Assume that $t_{RCD} \leq t_{RCD}(\text{max})$ and $t_{RAD} \leq t_{RAD}(\text{max})$.

9: Assume that $t_{RCD} - t_{RAD} \leq t_{CAA}(\text{max}) - t_{CAC}(\text{max})$ and $t_{RCD} \geq t_{RCD}(\text{max})$.

10: Assume that $t_{CP} \leq t_{CP}(\text{max})$ and $t_{ASC} \geq t_{ASC}(\text{max})$.

11: $t_{OFF}(\text{max})$, $t_{SOZ}(\text{max})$ and $t_{OEZ}(\text{max})$ define the time at which the output achieves the high impedance state ($I_{out} \leq 10\mu\text{A}$) and are not reference to $V_{OH}(\text{min})$ or $V_{OL}(\text{max})$.

1048576-BIT DUAL-PORT DYNAMIC RAM

**Read, Write, Refresh, Read/Write Transfer, Flash Write,
Load Color and Fast Page Cycles**

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{REF}	Refresh cycle time		8		8		8	ms
t _{RP}	$\overline{RAS}$ high pulse width	70		80		90		ns
t _{RCD}	Delay time $\overline{RAS}$ low to $\overline{CAS}$ low (Note 14)	30	55	30	70	30	85	ns
t _{CRP}	Delay time $\overline{CAS}$ high to $\overline{RAS}$ low (Note 15)	10		10		10		ns
t _{CPN}	$\overline{CAS}$ high pulse width (Note 16)	35		35		35		ns
t _{RAD}	Column address delay time from $\overline{RAS}$ (Note 17)	20	40	20	50	20	60	ns
t _{ASR}	Row address setup time before $\overline{RAS}$	0		0		0		ns
t _{ASC}	Column address setup time before $\overline{CAS}$ (Note 18)	5	10	5	15	5	20	ns
t _{RAH}	Row address hold time after $\overline{RAS}$	15		15		15		ns
t _{CAH}	Column address hold time after $\overline{CAS}$ low	20		20		20		ns
t _T	Transition time (Note 19)	3	35	3	35	3	35	ns
t _{WSR}	$\overline{WB}/\overline{WE}$ setup time before $\overline{RAS}$	0		0		0		ns
t _{RWH}	$\overline{WB}/\overline{WE}$ hold time after $\overline{RAS}$	15		15		15		ns
t _{DTRS}	$\overline{DT}/\overline{OE}$ setup time before $\overline{RAS}$	0		0		0		ns
t _{DTRH}	$\overline{DT}/\overline{OE}$ hold time after $\overline{RAS}$	15		15		15		ns
t _{FSR}	DSF setup time before $\overline{RAS}$	0		0		0		ns
t _{RFH}	DSF hold time after $\overline{RAS}$	15		15		15		ns
t _{FSC}	DSF setup time before $\overline{CAS}$	0		0		0		ns
t _{CFH}	DSF hold time after $\overline{CAS}$	20		20		20		ns
t _{WS}	Write mask setup time before $\overline{RAS}$	0		0		0		ns
t _{WH}	Write mask hold time after $\overline{RAS}$	15		15		15		ns

Note 12: The timing requirements are assumed $t_T = 5$ ns.

13: $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals.

14: $t_{RCD(max)}$ is specified as a reference point only.

If t_{RCD} is less than $t_{RCD(max)}$, access time is t_{RAC} .

If t_{RCD} is greater than $t_{RCD(max)}$, access time is defined as t_{CAC} and t_{CAA} as shown in notes 7, 9.

15: t_{CRP} requirement is applicable for all $\overline{RAS}/\overline{CAS}$ cycles.

16: $t_{CPN(min)}$ is specified as $t_{CPN(min)} = t_{RCD(min)} + t_{CRP(min)}$ except for t_{CP} of fast page mode cycle.

17: $t_{RAD(max)}$ is specified as a reference point only.

If $t_{RAD} \geq t_{RAD(max)}$, access time is assumed by t_{CAA} for read cycle.

18: $t_{ASC(max)}$ is specified as a reference point only of address access time.

19: t_T is measured between $V_{IH(min)}$ and $V_{IL(max)}$.

1048576-BIT DUAL-PORT DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Max	Min	Min	Max	Min	Max	
t _{RC}	Read cycle time	160		190		220		ns
t _{RAS}	$\overline{RAS}$ low pulse width	80	10000	100	10000	120	10000	ns
t _{CAS}	$\overline{CAS}$ low pulse width	25	10000	30	10000	35	10000	ns
t _{CSH}	$\overline{CAS}$ hold time after $\overline{RAS}$	80		100		120		ns
t _{RSH}	$\overline{RAS}$ hold time after $\overline{CAS}$	25		30		35		ns
t _{RCS}	Read setup time before $\overline{CAS}$	0		0		0		ns
t _{RCH}	Read hold time after $\overline{CAS}$ high (Note 20)	0		0		0		ns
t _{RRH}	Read hold time after $\overline{RAS}$ high (Note 20)	10		10		10		ns
t _{RAL}	Column address to $\overline{RAS}$ setup time	40		50		60		ns
t _{RPC}	Precharge to $\overline{CAS}$ active time	0		0		0		ns
t _{h(CLOE)}	$\overline{OE}$ hold time after $\overline{CAS}$ low	25		30		35		ns
t _{h(RLOE)}	$\overline{OE}$ hold time after $\overline{RAS}$ low	80		100		120		ns
t _{DOEL}	Delay time data to $\overline{OE}$ low	0		0		0		ns
t _{OEHD}	Delay time $\overline{OE}$ high to Data	15		20		25		ns
t _{h(OECH)}	$\overline{CAS}$ hold time after $\overline{OE}$ low	25		30		35		ns
t _{h(OERH)}	$\overline{RAS}$ hold time after $\overline{OE}$ low	25		30		35		ns

Note 20: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.

Write Cycle (Early Write and Delayed Write)

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	160		190		220		ns
t _{RAS}	$\overline{RAS}$ low pulse width	80	10000	100	10000	120	10000	ns
t _{CAS}	$\overline{CAS}$ low pulse width	25	10000	30	10000	35	10000	ns
t _{CSH}	$\overline{CAS}$ hold time after $\overline{RAS}$	80		100		120		ns
t _{RSH}	$\overline{RAS}$ hold time after $\overline{CAS}$	25		30		35		ns
t _{WCS}	Write setup time before $\overline{CAS}$ (Note 22)	0		0		0		ns
t _{WCH}	Write hold time after $\overline{CAS}$	15		20		25		ns
t _{CWL}	$\overline{CAS}$ hold time after write	20		25		30		ns
t _{RWL}	$\overline{RAS}$ hold time after write	20		25		30		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DSC}	Data setup time before $\overline{CAS}$	0		0		0		ns
t _{DSW}	Data setup time before write	0		0		0		ns
t _{DHC}	Data hold time after $\overline{CAS}$	25		30		35		ns
t _{DHW}	Data hold time after write	20		25		30		ns
t _{OEHD}	Delay time $\overline{OE}$ high to data	25		30		35		ns
t _{h(WOE)}	$\overline{OE}$ hold time after write	20		25		30		ns

1048576-BIT DUAL-PORT DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{RWC}	Read write/read modify write cycle time (Note 21)	205		245		285		ns
t _{RAS}	$\overline{RAS}$ low pulse width	125	10000	155	10000	185	10000	ns
t _{CAS}	$\overline{CAS}$ low pulse width	70	10000	85	10000	100	10000	ns
t _{CSH}	$\overline{CAS}$ hold time after $\overline{RAS}$	125		155		185		ns
t _{RSH}	$\overline{RAS}$ hold time after $\overline{CAS}$	70		85		100		ns
t _{RCS}	Read setup time before $\overline{CAS}$	0		0		0		ns
t _{CWD}	Delay time, $\overline{CAS}$ to write (Note 22)	45		55		65		ns
t _{RWD}	Delay time, $\overline{RAS}$ to write (Note 22)	100		125		150		ns
t _{CWL}	$\overline{CAS}$ hold time after write	20		25		30		ns
t _{RWL}	$\overline{RAS}$ hold time after write	20		25		30		ns
t _{WP}	Write pulse width	15		20		25		ns
t _{DSW}	Data setup time before write	0		0		0		ns
t _{DHW}	Data hold time after write	20		25		30		ns
t _{AWD}	Delay time address to write (Note 22)	60		75		90		ns
t _{h(CLOE)}	$\overline{OE}$ hold time after $\overline{CAS}$	25		30		35		ns
t _{h(RLOE)}	$\overline{OE}$ hold time after $\overline{RAS}$	80		100		120		ns
t _{DOEL}	Delay time, Data to $\overline{OE}$ low	0		0		0		ns
t _{DEHD}	Delay time, $\overline{OE}$ high to data	15		20		25		ns
t _{h(WOE)}	$\overline{OE}$ hold time after write low	15		20		25		ns

Note 21: t_{RWC} is specified as $t_{RWC(min)} = t_{RAC(max)} + t_{OEHD(min)} + t_{RWL(min)} + t_{RP(min)} + 4t_T$.

Note 22: t_{WCS} , t_{CWD} , t_{RWD} and t_{AWD} are specified as reference points only.

If $t_{WCS} \geq t_{WCS(min)}$ the cycle is an early write cycle and the WIO pins will remain high impedance throughout the entire cycle. If $t_{CWD} \geq t_{CWD(min)}$, $t_{RWD} \geq t_{RWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, the cycle is a read-modify-write cycle and the WIO will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the WIO (at access time and until $\overline{CAS}$ or $\overline{OE}$ goes back to V_{IH}) is indeterminate.

Fast-Page Mode Cycle (Read, Early Write, Read-Write, Read-Modify-Write Cycle)

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{PC}	Read, write cycle time	50		60		70		ns
t _{RWPC}	Read, write/read modify write cycle time	100		115		135		ns
t _{RAS}	$\overline{RAS}$ low pulse width for read write cycle	135	100k	160	100k	190	100k	ns
t _{CAS}	$\overline{CAS}$ low pulse width for read cycle	25	10000	30	10000	35	10000	ns
t _{CP}	$\overline{CAS}$ high pulse width (Note 23)	10	15	10	20	15	25	ns
t _{RSH}	$\overline{RAS}$ hold time after $\overline{CAS}$	25		30		35		ns

Note 23: $t_{CP(max)}$ is specified as a reference point only. If $t_{CP(max)} \leq t_{CP}$, access time is assumed by t_{CAC} .

$\overline{CAS}$ before $\overline{RAS}$ Refresh Cycle (Note 24)

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{CSR}	CAS setup time for CAS before RAS refresh	10		10		10		ns
t _{CHR}	CAS hold time for CAS before RAS refresh	30		35		40		ns
t _{RPC}	Precharge to CAS active time	0		0		0		ns

Note 24: Eight or more $\overline{CAS}$ before $\overline{RAS}$ cycle is necessary for proper operation of $\overline{CAS}$ before $\overline{RAS}$ refresh mode.

1048576-BIT DUAL-PORT DYNAMIC RAM

Normal Read/Write/Pseudo Write Transfer

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{RDH} *	DT/OE low hold time after RAS	70		80		90		ns
t _{RSD}	Delay time RAS to SC	90		105		120		ns
t _{ASD}	Delay time address to SC	55		60		65		ns
t _{CSD}	Delay time CAS to SC	50		55		60		ns
t _{SDH}	SC hold time after DT	15		15		20		ns
t _{RQ}	Delay time RAS to QSF		105		125		140	ns
t _{AQ}	Delay time address to QSF		70		80		85	ns
t _{CQ}	Delay time CAS to QSF		75		85		90	ns
t _{DTQ}	Delay time DT to QSF		30		35		40	ns
t _{DTSR}	DT high setup time before RAS high (Note 25)	0		0		0		ns
t _{DTW}	DT high pulse width	20		25		30		ns
t _{ES}	SE setup time before RAS low	0		0		0		ns
t _{EH}	SE hold time after RAS low	15		15		15		ns
t _{SZR}	RAS low to serial input delay time (Serial-in → Serial-out)	20		20		20		ns
t _{RLZ}	RAS to serial output delay time (Serial-in → Serial-out)	25		25		25		ns
t _{SRS}	SC setup time before RAS low	30		35		40		ns
t _{SDZ}	Serial output turn-off delay from RAS (Serial-out → Serial-in)	10	50	10	50	10	60	ns
t _{SDP}	RAS to serial input delay time (Serial-out → Serial-in)	50		50		60		ns

* If $t_{RCD} \geq 70ns$, $t_{RDH(min)}$ is 15ns.

$\overline{RAS}$ Control Read/Write/Pseudo Write Transfer

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{RDTD}	$\overline{DT}$ hold time after $\overline{RAS}$ high (Note 25)	0		0		0		ns
t _{SRH}	SC hold time after $\overline{RAS}$ = high	20		20		25		ns
t _{DTW}	$\overline{DT}$ high pulse width	20		25		30		ns
t _{RHQ}	Delay time $\overline{RAS}$ high to QSF		30		30		40	ns
t _{SZSR}	Delay time data to $\overline{RAS}$ high	0		0		0		ns
t _{RHZ}	$\overline{RAS}$ high to serial output delay time (Serial-in → Serial-out)	5		5		5		ns

Note 25: $t_{RDTD(min)}$ and $t_{DTSR(min)}$ are specified as a reference point only. If $t_{RDTD} \geq t_{RDTD(min)}$, the cycle is $\overline{RAS}$ control transfer cycle.

1048576-BIT DUAL-PORT DYNAMIC RAM

Split Read/Write Transfer Cycle

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{SCSR} (W)	SC setup time to $\overline{RAS}$ at split write transfer cycle	30		30		40		ns
t _{SCHR} (W)	SC hold time from $\overline{RAS}$ at split write transfer cycle	t _{SCC} + 30		t _{SCC} + 30		t _{SCC} + 40		ns
t _{SCSR} (R)	SC setup time to $\overline{RAS}$ at split read transfer cycle	0		0		0		ns
t _{SCHR} (R)	SC hold time from $\overline{RAS}$ at split read transfer cycle	2t _{SCC} + 30		2t _{SCC} + 30		2t _{SCC} + 40		ns

Serial Input/Serial Output

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{SSC(R)}	SC clock cycle time (Serial Read)	30		30		40		ns
t _{SCC(W)}	SC clock cycle time (Serial Write)	30		40		40		ns
t _{SCH}	SC high pulse width	10		10		15		ns
t _{SCL}	SC low pulse width	10		10		15		ns
t _{SOP}	SE high pulse width	25		25		35		ns
t _{SOE}	SE low pulse width	25		25		35		ns
t _{SIH}	Serial input data hold time after SC high	20		20		30		ns
t _{SIS}	Serial input data setup time before SC high	0		0		0		ns
t _{SWIH}	SE disable hold time after SC high	15		15		20		ns
t _{SWIS}	SE disable setup time before SC high	10		10		10		ns
t _{SWH}	SE enable hold time after SC high	15		15		20		ns
t _{SWS}	SE enable setup time before SC high	10		10		10		ns
t _{SCQ}	Delay time SC to QSF		30		30		40	ns



Read Time Read Transfer

Symbol	Parameter	Limits						Unit
		M5M482128-8		M5M482128-10		M5M482128-12		
		Min	Max	Min	Max	Min	Max	
t _{RDH}	$\overline{DT}$ hold time after $\overline{RAS}$	70		85		100		ns
t _{CDH}	$\overline{DT}$ hold time after $\overline{CAS}$	30		35		40		ns
t _{ADH}	$\overline{DT}$ hold time after address	35		40		45		ns
t _{SDD}	Delay time SC to $\overline{DT}$	20		20		25		ns
t _{SDH}	SC hold time after $\overline{DT}$	30		30		35		ns
t _{DTQ}	Delay time $\overline{DT}$ to QSF (Note 25)		30		30		40	ns
t _{ROTD}	$\overline{DT}$ hold time after $\overline{RAS}$ high	0		0		0		ns
t _{SRD}	Delay time SC to $\overline{RAS}$ high (Note 25)	15		15		20		ns
t _{SRH}	SC hold time after $\overline{RAS}$ high (Note 25)	35		35		40		ns
t _{RHQ}	Delay time $\overline{RAS}$ high to QSF (Note 25)		30		30		40	ns

1048576-BIT DUAL-PORT DYNAMIC RAM


Switching Measurement Condition

1. Input reference point



DC LEVEL OF OUTPUT IS $V_{OH} = 2.4V$, $V_{OL} = 0.4V$

3. Load condition




$$\begin{cases} V = V_{OH} + R_1 \cdot i_H & V = V_{OL} + R_1 \cdot i_L \\ V_{OH} = (i_H - I_{OH}) \cdot R_2 & V_{OL} = (I_{OL} - i_{OL}) \cdot R_2 \\ \text{When } V = 5V, R_1 = 1838 \Omega, R_2 = 994 \Omega \end{cases}$$

$$R_1 = \frac{V_{OH}(V - V_{OL}) - V_{OL}(V - V_{OH})}{V_{OH} \cdot I_{OL} - V_{OL} \cdot I_{OH}}$$

$$R_2 = \frac{V_{OH} \cdot R_1}{(V - V_{OH}) - I_{OH} \cdot R_1}$$


1048576-BIT DUAL-PORT DYNAMIC RAM

TIMING DIAGRAMS
Normal Read Cycle



1048576-BIT DUAL-PORT DYNAMIC RAM


Normal Write Cycle (Early Write)



* Write per bit operation (new mask)

1048576-BIT DUAL-PORT DYNAMIC RAM


Normal Write Cycle (Late Write)



* Write per bit operation (new mask)

1048576-BIT DUAL-PORT DYNAMIC RAM


Normal Read Modify Write Cycle



* Write per bit operation (new mask)


1048576-BIT DUAL-PORT DYNAMIC RAM

Fast Page Mode Read Cycle



1048576-BIT DUAL-PORT DYNAMIC RAM


Fast Page Mode Early Write Cycle with New Mask



Serial input/output can be asynchronously performed.
Write per bit operation mask is effective during the continuous page mode cycle.

1048576-BIT DUAL-PORT DYNAMIC RAM

Fast Page Mode Late Write with New Mask




Serial input/output can be asynchronously performed.

Write per bit operation mask is effective during the continuous page mode cycle.

1048576-BIT DUAL-PORT DYNAMIC RAM

Fast Page Mode Read-Write, Read-Modify-Write-Cycle




Serial input/output can be asynchronously performed.

Write per bit operation mask is effective during the continuous page mode cycle.


1048576-BIT DUAL-PORT DYNAMIC RAM

RAS only Refresh Cycle




1048576-BIT DUAL-PORT DYNAMIC RAM

CAS before RAS Refresh Cycle



1048576-BIT DUAL-PORT DYNAMIC RAM


Hidden Refresh Cycle (Automatic Refresh)



Serial input/output can be asynchronously performed.

1048576-BIT DUAL-PORT DYNAMIC RAM

Block Write Cycle




* L = Write per bit (New mask)
Fast page mode can be applied.
** When $WIO_n = 1$, the col.-n
is selected.

WIO_0 **	...Col-0	$CA_0=0, CA_1=0$
1	...Col-1	$CA_0=1, CA_1=0$
2	...Col-2	$CA_0=0, CA_1=1$
3	...Col-3	$CA_0=1, CA_1=1$

1048576-BIT DUAL-PORT DYNAMIC RAM


Fast Page Mode Block Write Cycle



Serial input/output can be asynchronously performed.
* Write per bit operation, mask is effective during the continuous page mode cycle.


1048576-BIT DUAL-PORT DYNAMIC RAM

Flash Write with Mask




1048576-BIT DUAL-PORT DYNAMIC RAM

Load Color Register Cycle (Early Write, $\overline{\text{CAS}}$ Latch Data)



1048576-BIT DUAL-PORT DYNAMIC RAM


Load Color Register Cycle (Late Write, Write Latch)



* For refresh address ($\overline{RAS}$ only)


1048576-BIT DUAL-PORT DYNAMIC RAM

Normal Read Transfer Cycle (Pre-State: Serial Port = Standby) $\overline{DT}$ Control




1048576-BIT DUAL-PORT DYNAMIC RAM

Normal Read Transfer Cycle (Pre-State: Serial Port = Standby) $\overline{\text{RAS}}$ Control




1048576-BIT DUAL-PORT DYNAMIC RAM

Read-Time Read Transfer Cycle (To Active Register: Serial Port Active) $\overline{DT}$ Control




1048576-BIT DUAL-PORT DYNAMIC RAM

Real-Time Read Transfer Cycle (To Active Register: Serial Port Active) $\overline{\text{RAS}}$ Control



1048576-BIT DUAL-PORT DYNAMIC RAM


Pseudo Write Transfer Cycle (Serial Port Active) Serial Write Setup DT Control



Note When $\overline{SE}$ is 'H' level, the serial input data are not written into the Data Register, but the serial data selector works.


1048576-BIT DUAL-PORT DYNAMIC RAM

Pseudo Write Transfer Cycle (Serial Port Active) Serial Write Setup $\overline{\text{RAS}}$ Control




1048576-BIT DUAL-PORT DYNAMIC RAM

Write Transfer Cycle (Serial Port = Write Cycle) with New Mask $\overline{DT}$ Control




1048576-BIT DUAL-PORT DYNAMIC RAM

Write Transfer Cycle (Serial Port = Write Cycle) with New Mask $\overline{\text{RAS}}$ Control




1048576-BIT DUAL-PORT DYNAMIC RAM

Split Read Transfer (to Inactive Register)




1048576-BIT DUAL-PORT DYNAMIC RAM

Split Write Transfer Cycle (to Inactive Register) with New Mask




1048576-BIT DUAL-PORT DYNAMIC RAM

Serial Write Cycle (SC Toggling, $\overline{SE} = L$)



Serial Write Cycle ($\overline{SE}$ control)



1048576-BIT DUAL-PORT DYNAMIC RAM

Serial Read Cycle

