

**32Mx16**  
**Mobile SDRAM**  
**54CSP 2/CS**  
(VDD/VDDQ 3.0V/3.0V or 3.3V/3.3V)

Revision 1.2

December 2002

**8M x 16Bit x 4 Banks Mobile SDRAM****FEATURES**

- 3.0V power supply
- LVCMOS compatible with multiplexed address
- Four banks operation
- MRS cycle with address key programs
  - CAS latency (1 & 2 & 3)
  - Burst length (1, 2, 4, 8 & Full page)
  - Burst type (Sequential & Interleave)
- All inputs are sampled at the positive going edge of the system clock.
- Burst read single-bit write operation.
- DQM for masking
- Auto & self refresh
- 64ms refresh period (8K cycle)
- 2 /CS Support.
- Commercial Temperature Operation (-25°C ~ 70°C).  
Extended Temperature Operation (-25°C ~ 85°C).  
Industrial Temperature Operation (-40°C ~ 85°C).
- 54balls DDP CSP

**GENERAL DESCRIPTION**

The K4S511533C is 536,870,912 bits synchronous high data rate Dynamic RAM organized as 4 x 8,388,608 words by 16bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

**ORDERING INFORMATION**

Part No.	Max Freq.	Interface	Package
K4S511533C-YL/N/P80	125MHz(CL=3) 100MHz(CL=2)	LVCMOS	54 CSP
K4S511533C-YL/N/P1H	100MHz(CL=2)		
K4S511533C-YL/N/P1L	100MHz(CL=3)*1		


- YN : Low Power, Operating Temp : -25°C ~ 85°C.

- YL : Low Power, Operating Temp : -25°C ~ 70°C.

- YP : Low Power, Operating Temp : -40°C ~ 85°C.


**Note :**

1. In case of 33MHz Frequency, CL1 can be supported.


**FUNCTIONAL BLOCK DIAGRAM**

\* Samsung Electronics reserves the right to change products or specification without notice.


## Package Dimension and Pin Configuration

< Bottom View <sup>\*1</sup> >

\*2: Top View



\*1: Bottom View

< Top View <sup>\*2</sup> >< Top View <sup>\*2</sup> >

54Ball(6x9) CSP						
	1	2	3	7	8	9
A	Vss	DQ15	VssQ	VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ	VssQ	DQ2	DQ1
C	DQ12	DQ11	VssQ	VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ	VssQ	DQ6	DQ5
E	DQ8	<b>CS1</b>	Vss	VDD	LDQM	DQ7
F	UDQM	CLK	CKE	$\overline{\text{CAS}}$	$\overline{\text{RAS}}$	$\overline{\text{WE}}$
G	A12	A11	A9	BA0	BA1	<b>CS0</b>
H	A8	A7	A6	A0	A1	A10
J	Vss	A5	A4	A3	A2	VDD

Pin Name	Pin Function
CLK	System Clock
$\overline{\text{CS}}_0 \sim 1$	Chip Select
CKE	Clock Enable
A0 ~ A12	Address
BA0 ~ BA1	Bank Select Address
$\overline{\text{RAS}}$	Row Address Strobe
$\overline{\text{CAS}}$	Column Address Strobe
$\overline{\text{WE}}$	Write Enable
L(U)DQM	Data Input/Output Mask
DQ0 ~ 15	Data Input/Output
VDD/Vss	Power Supply/Ground
VDDQ/VssQ	Data Output Power/Ground

[Unit:mm]

Symbol	Min	Typ	Max
A	1.00	1.10	1.30
A1	0.27	0.32	0.37
E	-	9.50	-
E1	-	6.40	-
D	-	15.50	-
D1	-	6.40	-
e	-	0.80	-
b	0.40	0.45	0.50
z	-	-	0.10

## ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V <sub>IN</sub> , V <sub>OUT</sub>	-1.0 ~ 4.6	V
Voltage on VDD supply relative to Vss	V <sub>DD</sub> , V <sub>DDQ</sub>	-1.0 ~ 4.6	V
Storage temperature	T <sub>STG</sub>	-55 ~ +150	°C
Power dissipation	P <sub>D</sub>	1	W
Short circuit current	I <sub>OS</sub>	50	mA

## Notes :

Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

## DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to Vss = 0V, T<sub>A</sub> = Commercial, Extended and Industrial)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V <sub>DD</sub>	2.7	3.0	3.6	V	
	V <sub>DDQ</sub>	2.7	3.0	3.6	V	
Input logic high voltage	V <sub>IH</sub>	2.2	3.0	V <sub>DDQ</sub> +0.3	V	1
Input logic low voltage	V <sub>IL</sub>	-0.3	0	0.5	V	2
Output logic high voltage	V <sub>OH</sub>	2.4	-	-	V	I <sub>OH</sub> = -2mA
Output logic low voltage	V <sub>OL</sub>	-	-	0.4	V	I <sub>OL</sub> = 2mA
Input leakage current	I <sub>LI</sub>	-10	-	10	uA	3

## Notes :

1. V<sub>IH</sub> (max) = 5.3V AC. The overshoot voltage duration is ≤ 3ns.

2. V<sub>IL</sub> (min) = -2.0V AC. The undershoot voltage duration is ≤ 3ns.

3. Any input 0V ≤ V<sub>IN</sub> ≤ V<sub>DDQ</sub>.

Input leakage currents include HI-Z output leakage for all bi-directional buffers with tri-state outputs.

4. Dout is disabled, 0V ≤ V<sub>OUT</sub> ≤ V<sub>DDQ</sub>.

CAPACITANCE (V<sub>DD</sub> = 3.0V or 3.3V, T<sub>A</sub> = 23°C, f = 1MHz, V<sub>REF</sub> = 0.9V ± 50 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C <sub>CLK</sub>	3.0	9.0	pF	
RAS, CAS, WE, CKE, DQM	C <sub>IN</sub>	3.0	9.0	pF	
CS	C <sub>IN</sub>	1.5	4.5	pF	
Address	C <sub>ADD</sub>	3.0	9.0	pF	
DQ0 ~ DQ15	C <sub>OUT</sub>	6.0	13.0	pF	

**DC CHARACTERISTICS**Recommended operating conditions (Voltage referenced to V<sub>SS</sub> = 0V, T<sub>A</sub> = Commercial, Extended and Industrial)


Parameter	Symbol	Test Condition		Version			Unit	Note
				-80	-1H	-1L		
Operating Current (One Bank Active)	ICC1*	Burst length = 1 tRC ≥ tRC(min) IO = 0 mA		100	90	85	mA	1.2
Precharge Standby Current in power-down mode	ICC2P	CKE ≤ VIL(max), tCC = 10ns		2			mA	
	ICC2PS	CKE & CLK ≤ VIL(max), tCC = ∞		2				
Precharge Standby Current in non power-down mode	ICC2N	CKE ≥ VIH(min), $\overline{CS} \geq VIH(min)$ , tCC = 10ns Input signals are changed one time during 20ns		35			mA	
	ICC2NS	CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞ Input signals are stable		25				
Active Standby Current in power-down mode	ICC3P*	CKE ≤ VIL(max), tCC = 10ns		8			mA	4
	ICC3PS*	CKE & CLK ≤ VIL(max), tCC = ∞		8				
Active Standby Current in non power-down mode (One Bank Active)	ICC3N*	CKE ≥ VIH(min), $\overline{CS} \geq VIH(min)$ , tCC = 10ns Input signals are changed one time during 20ns		45			mA	5
	ICC3NS*	CKE ≥ VIH(min), CLK ≤ VIL(max), tCC = ∞ Input signals are stable		35			mA	
Operating Current (Burst Mode)	ICC4*	IO = 0 mA Page burst 4Banks Activated tCCD = 2CLKs		145	125	115	mA	1.3
Refresh Current	ICC5*	tRC ≥ tRC(min)		190	170	160	mA	6
Self Refresh Current	ICC6	CKE ≤ 0.2V	-YL	1800			uA	7
			-YN					8
			-YP					9

**Notes :**


- Measured with outputs open
- Measured with operating(I<sub>CC1</sub>) condition for 1chip and precharge stanby condition in non power down mode for 1chip(I<sub>CC2N</sub>).  
(I<sub>CC1</sub>\* = I<sub>CC1</sub> + I<sub>CC2N</sub>)
- Measured with operating(I<sub>CC4</sub>) condition for 1chip and active stanby condition in non power down mode for 1chip(I<sub>CC3N</sub>).  
(I<sub>CC4</sub>\* = I<sub>CC4</sub> + I<sub>CC3N</sub>)
- Measured with active stanby condition in power down mode for 1chip (I<sub>CC3P/PS</sub>) and precharge stanby condition in power down mode for 1chip (I<sub>CC2P/PS</sub>). (I<sub>CC3P/PS</sub>\* = I<sub>CC3P/PS</sub> + I<sub>CC2P/PS</sub>)
- Measured with active stanby condition in non power down mode for 1chip (I<sub>CC3N/NS</sub>) and precharge stanby condition in non power down mode for 1chip (I<sub>CC2N/NS</sub>). (I<sub>CC3N/NS</sub>\* = I<sub>CC3N/NS</sub> + I<sub>CC2N/NS</sub>)
- Refresh period is 64ms.  
Measured with refresh condition for 1chip (I<sub>CC5</sub>) and precharge stanby condition in non power down mode for 1chip (I<sub>CC2N</sub>).  
(I<sub>CC5</sub>\* = I<sub>CC5</sub> + I<sub>CC2N</sub>)
- K4S511533C-YL\*\*
- K4S511533C-YN\*\*
- K4S511533C-YP\*\*
- Unless otherwise noted, input swing level is CMOS(V<sub>IH</sub>/V<sub>IL</sub>=V<sub>DDQ</sub>/V<sub>SSQ</sub>)

**AC OPERATING TEST CONDITIONS** ( $V_{DD} = 2.7V \sim 3.6V$ ,  $T_A = \text{Commercial, Extended and Industrial}$ )

Parameter	Value	Unit
AC input levels ( $V_{ih}/V_{il}$ )	2.4 / 0.4	V
Input timing measurement reference level	$0.5 \times V_{DDQ}$	V
Input rise and fall time	$t_r/t_f = 1/1$	ns
Output timing measurement reference level	$0.5 \times V_{DDQ}$	V
Output load condition	See Fig. 2	



(Fig. 1) DC output load circuit



(Fig. 2) AC output load circuit

**OPERATING AC PARAMETER**

(AC operating conditions unless otherwise noted)

Parameter		Symbol	Version			Unit	Note
			- 80	-1H	-1L		
Row active to row active delay		tRRD(min)	16	20	20	ns	1
RAS to CAS delay		tRCD(min)	20	20	24	ns	1
Row precharge time		tRP(min)	20	20	24	ns	1
Row active time		tRAS(min)	48	50	60	ns	1
		tRAS(max)	100			us	
Row cycle time		tRC(min)	68	70	84	ns	1
Last data in to row precharge		tRDL(min)	2			CLK	2,3
Last data in to Active delay		tDAL(min)	tRDL + tRP			-	3
Last data in to new col. address delay		tCDL(min)	1			CLK	2
Last data in to burst stop		tBDL(min)	1			CLK	2
Col. address to col. address delay		tCCD(min)	1			CLK	4
Number of valid output data	CAS latency=3		2			ea	5
	CAS latency=2		1				
	CAS latency=1		-		0		

**Notes :**

1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. Minimum  $t_{RDL}=2\text{CLK}$  and  $t_{DAL}(=t_{RDL} + t_{RP})$  is required to complete both of last data write command( $t_{RDL}$ ) and precharge command( $t_{RP}$ ).  $t_{RDL}=1\text{CLK}$  can be supported only in the case under 100MHz with manual precharge mode.
4. All parts allow every cycle column address change.
5. In case of row precharge interrupt, auto precharge and read burst stop.

**AC CHARACTERISTICS** (AC operating conditions unless otherwise noted)

Parameter		Symbol	-80		-1H		-1L		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	8	1000	10	1000	10	1000	ns	1
	CAS latency=2		10		10		12			
	CAS latency=1		-		-		25			
CLK to valid output delay	CAS latency=3	tSAC		6		7		7	ns	1,2
	CAS latency=2			7		7		8		
	CAS latency=1			-		-		20		
Output data hold time	CAS latency=3	tOH	2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5			
	CAS latency=1		-		-		2.5			
CLK high pulse width		tCH	2.5		3		3		ns	3
CLK low pulse width		tCL	2.5		3		3		ns	3
Input setup time		tSS	2.0		2.5		2.5		ns	3
Input hold time		tSH	1.0		1.5		1.5		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		6		7		7	ns	
	CAS latency=2			7		7		8		
	CAS latency=1			-		-		20		

**Notes :**

- Parameters depend on programmed CAS latency.
- If clock rising time is longer than 1ns,  $(t_r/2-0.5)$ ns should be added to the parameter.
- Assumed input rise and fall time  $(t_r \text{ \& } t_f) = 1$ ns.  
If  $t_r$  &  $t_f$  is longer than 1ns, transient time compensation should be considered,  
i.e.,  $[(t_r + t_f)/2-1]$ ns should be added to the parameter.

**Notes :**

- This is to advise Samsung customers that, in accordance with certain terms of an agreement, Samsung is prohibited from selling any DRAM products configured in "Multi-Die Plastic" format for use as components in general and scientific computers, such as mainframes, servers, work stations or desk top personal computers (hereinafter "Prohibited Computer Use"). Applications such as mobile, including cell phones, telecom, including televisions and display monitors, or non-desktop computer systems, including laptops, notebook computers, are, however, permissible. "Multi-Die Plastic" is defined as two or more DRAM die encapsulated within a single plastic leaded package.
- Samsung are not designed or manufactured for use in a device or system that is used under circumstance in which human life is potentially at stake. Please contact to the memory marketing team in samsung electronics when considering the use of a product contained herein for any specific purpose, such as medical, aerospace, nuclear, military, vehicular or undersea repeater use.

## SIMPLIFIED TRUTH TABLE

COMMAND		CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	BA0,1	A10/AP	A11, A12, A9 ~ A0	Note	
Register	Mode Register Set	H	X	L	L	L	L	X	OP CODE			1, 2	
Refresh	Auto Refresh	H	H	L	L	L	H	X	X			3	
	Entry		L									3	
	Self Refresh	Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank Active & Row Addr.		H	X	L	L	H	H	X	V	Row Address			
Read & Column Address	Auto Precharge Disable	H	X	L	H	L	H	X	V	L	Column Address (A0~A8)	4	
	Auto Precharge Enable									H		4, 5	
Write & Column Address	Auto Precharge Disable	H	X	L	H	L	L	X	V	L	Column Address (A0~A8)	4	
	Auto Precharge Enable									H		4, 5	
Burst Stop		H	X	L	H	H	L	X	X			6	
Precharge	Bank Selection	H	X	L	L	H	L	X	V	L	X		
	All Banks								X	H			
Clock Suspend or Active Power Down		H	L	H	X	X	X	X	X				
				L	V	V	V						
				Exit	L	H	X					X	X
Precharge Power Down Mode		H	L	H	X	X	X	X	X				
				L	H	H	H						
		Exit	L	H	H	X	X	X				X	
					L	V	V	V					
DQM		H	X					V	X			7	
No Operation Command		H	X	H	X	X	X	X	X				
				L	H	H	H						

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

## Notes :

- OP Code : Operand Code  
A0 ~ A12 & BA0 ~ BA1 : Program keys. (@MRS)
- MRS can be issued only at all banks precharge state.  
A new command can be issued after 2 CLK cycles of MRS.
- Auto refresh functions are the same as CBR refresh of DRAM.  
The automatical precharge without row precharge command is meant by "Auto".  
Auto/self refresh can be issued only at all banks precharge state.
- BA0 ~ BA1 : Bank select addresses.  
If both BA0 and BA1 are "Low" at read, write, row active and precharge, bank A is selected.  
If BA0 is "Low" and BA1 is "High" at read, write, row active and precharge, bank B is selected.  
If BA0 is "High" and BA1 is "Low" at read, write, row active and precharge, bank C is selected.  
If both BA0 and BA1 are "High" at read, write, row active and precharge, bank D is selected.  
If A10/AP is "High" at row precharge, BA0 and BA1 are ignored and all banks are selected.
- During burst read or write with auto precharge, new read/write command can not be issued.  
Another bank read/write command can be issued after the end of burst.  
New row active of the associated bank can be issued at tRP after the end of burst.
- Burst stop command is valid at every burst length.
- DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation it makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).