

16M X 36 DRAM SIMM Memory Module

FEATURES

- Performance range:

	t_{RAC}	t_{CAC}	t_{RC}
STI3616100H-60	60ns	15ns	110ns
STI3616100H-70	70ns	20ns	130ns
STI3616100H-80	80ns	20ns	150ns

- Fast Page Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- TTL compatible inputs and outputs
- Single +5V $\pm$ 10% power supply
- 4096 cycles/64ms refresh
- JEDEC standard pinout


GENERAL DESCRIPTION

The Simple Technology STI3616100H is a 16M x 36 bits Dynamic RAM high density memory module. The Simple Technology STI3616100H consist of 36 CMOS 16M x 1 bit DRAMs in 24-pin SOJ package mounted on a 72-pin glass epoxy substrate. A 0.1 μ F decoupling capacitor is mounted for each DRAM.

The STI3616100H is a Single In-line Memory Module with tin or gold edge connections and is intended for mounting into 72-pin edge connector sockets.

PIN CONFIGURATION (Front View)

Pin	Symbol	Pin	Symbol	Pin	Symbol
1	V_{SS}	25	DQ ₂₄	49	DQ ₉
2	DQ ₀	26	DQ ₇	50	DQ ₂₇
3	DQ ₁₈	27	DQ ₂₅	51	DQ ₁₀
4	DQ ₁	28	A ₇	52	DQ ₂₈
5	DQ ₁₉	29	A ₁₁	53	DQ ₁₁
6	DQ ₂	30	V_{CC}	54	DQ ₂₉
7	DQ ₂₀	31	A ₈	55	DQ ₁₂
8	DQ ₃	32	A ₉	56	DQ ₃₀
9	DQ ₂₁	33	NC	57	DQ ₁₃
10	V_{CC}	34	$\overline{RAS}_2$	58	DQ ₃₁
11	PD ₅	35	DQ ₂₆	59	V_{CC}
12	A ₀	36	DQ ₈	60	DQ ₃₂
13	A ₁	37	DQ ₁₇	61	DQ ₁₄
14	A ₂	38	DQ ₃₅	62	DQ ₃₃
15	A ₃	39	V_{SS}	63	DQ ₁₅
16	A ₄	40	$\overline{CAS}_0$	64	DQ ₃₄
17	A ₅	41	$\overline{CAS}_2$	65	DQ ₁₆
18	A ₆	42	$\overline{CAS}_3$	66	NC
19	A ₁₀	43	$\overline{CAS}_1$	67	PD ₁
20	DQ ₄	44	$\overline{RAS}_0$	68	PD ₂
21	DQ ₂₂	45	NC	69	PD ₃
22	DQ ₅	46	NC	70	PD ₄
23	DQ ₂₃	47	$\overline{W}$	71	NC
24	DQ ₆	48	NC	72	V_{SS}



Pin Names


Pin Name	Pin Function
A ₀ -A ₁₁	Address Inputs
DQ ₀ -DQ ₃₅	Data In/Out
$\overline{W}$	Read/Write Input
$\overline{RAS}_0, \overline{RAS}_2$	Row Address Strobe
$\overline{CAS}_0, \overline{CAS}_3$	Column Address Strobe
PD ₁ -PD ₅	Presence Detect
V_{CC}	Power (+5V)
V_{SS}	Ground
NC	No Connection

Presence Detect Pins* (Optional)

Pin	60ns	70ns	80ns
PD ₁	V_{SS}	V_{SS}	V_{SS}
PD ₂	V_{SS}	V_{SS}	V_{SS}
PD ₃	NC	V_{SS}	NC
PD ₄	NC	NC	V_{SS}
PD ₅	NC	NC	NC

* Pin Connection Changing Available

FUNCTIONAL BLOCK DIAGRAM



C144

ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Rating	Units
Voltage on Any Pin Relative to V_{SS}	V_{IN}, V_{OUT}	-1 to +7.0	V
Voltage on V_{CC} Supply Relative to V_{SS}	V_{CC}	-1 to +7.0	V
Storage Temperature	T_{stg}	-55 to +150	°C
Power Dissipation	P_D	21.6	W
Short Circuit Output Current	I_{OS}	50	mA

* Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional Operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage reference to V_{SS} , $T_A=0$ to 70°C)

Item	Symbol	Min	Typ	Max	Unit
Supply Voltage	V_{CC}	4.5	5.0	5.5	V
Ground	V_{SS}	0	0	0	V
Input High Voltage	V_{IH}	2.4	—	$V_{CC}+1$	V
Input Low Voltage	V_{IL}	-1.0	—	0.8	V

DC AND OPERATION CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter		Symbol	Min	Max	Units
Operating Current* ($\overline{RAS}$, $\overline{CAS}$, Address Cycling @ $t_{RC}=\text{min.}$)	STI3616100H-60 STI3616100H-70 STI3616100H-80	I_{CC1}	— — —	3240 2880 2520	mA mA mA
Standby Current ($\overline{RAS}=\overline{CAS}=V_{IH}$)		I_{CC2}	—	72	mA
$\overline{RAS}$ -Only Refresh Current* ($\overline{CAS}=V_{IH}$, $\overline{RAS}$, Address Cycling @ $t_{RC}=\text{min.}$)	STI3616100H-60 STI3616100H-70 STI3616100H-80	I_{CC3}	— — —	3240 2880 2520	mA mA mA
Fast Page Mode Current* ($\overline{RAS}=V_{IL}$, $\overline{CAS}$, Address Cycling: $t_{PC}=\text{min.}$)	STI3616100H-60 STI3616100H-70 STI3616100H-80	I_{CC4}	— — —	2880 2520 2160	mA mA mA
Standby Current ($\overline{RAS}=\overline{CAS}=V_{CC}-0.2V$)		I_{CC5}	—	36	mA
$\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Current* ($\overline{RAS}$ and $\overline{CAS}$ Cycling @ $t_{RC}=\text{min.}$)	STI3616100H-60 STI3616100H-70 STI3616100H-80	I_{CC6}	— — —	3240 2880 2520	mA mA mA
Input Leakage Current (Any input $0 \leq V_{IN} \leq 6.5V$, all other pins not under test = $0V$)		I_{IL}	-360	360	μA
Output Leakage Current (Data out is disabled, $0 \leq V_{OUT} \leq 5.5V$)		I_{OL}	-10	10	μA
Output High Voltage Level ($I_{OH}=-5mA$)		V_{OH}	2.4	—	V
Output Low Voltage Level ($I_{OL}=4.2mA$)		V_{OL}	—	0.4	V

*NOTE: I_{CC1} , I_{CC3} , I_{CC4} , and I_{CC6} are dependent on output loading and cycling rates. Specified values are obtained with the output open. I_{CC} is specified as an average current.

CAPACITANCE ($T_A=25^\circ\text{C}$)

Item	Symbol	Min	Max	Unit
Input Capacitance (A_0-A_{11})	C_{IN1}	—	216	pF
Input Capacitance (W)	C_{IN2}	—	252	pF
Input Capacitance ($\overline{RAS}_0, \overline{RAS}_2$)	C_{IN3}	—	126	pF
Input Capacitance ($\overline{CAS}_0-\overline{CAS}_3$)	C_{IN4}	—	63	pF
Input/Output Capacitance (DQ_{0-35})	C_{DQ}	—	12	pF

AC CHARACTERISTICS ($0^\circ\text{C} \leq T_A \leq 70^\circ\text{C}$, $V_{CC}=5.0\text{V} \pm 10\%$, See notes 1, 2)

Parameter	Symbol	STI3616100H-60		STI3616100H-70		STI3616100H-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Random read or write cycle time	t_{RC}	110		130		150		ns	
Access time from $\overline{RAS}$	t_{RAC}		60		70		80	ns	3, 4
Access time from $\overline{CAS}$	t_{CAC}		15		20		20	ns	3, 4, 5
Access time from column address	t_{AA}		30		35		40	ns	3, 11
$\overline{CAS}$ to output in Low-Z	t_{CLZ}	0		0		0		ns	3
Output buffer turn-off delay	t_{OFF}	0	15	0	20	0	20	ns	7
Transition time (rise and fall)	t_T	3	50	3	50	3	50	ns	2
$\overline{RAS}$ precharge time	t_{RP}	40		50		60		ns	
$\overline{RAS}$ pulse width	t_{RAS}	60	10,000	70	10,000	80	10,000	ns	
$\overline{RAS}$ hold time	t_{BSH}	15		20		20		ns	
$\overline{CAS}$ hold time	t_{CSH}	60		70		80		ns	
$\overline{CAS}$ pulse width	t_{CAS}	15	10,000	20	10,000	20	10,000	ns	
$\overline{RAS}$ to $\overline{CAS}$ delay time	t_{RCD}	20	45	20	50	20	60	ns	4
$\overline{RAS}$ to column address delay time	t_{RAD}	15	30	15	35	15	40	ns	11
$\overline{CAS}$ to $\overline{RAS}$ precharge time	t_{CRP}	5		5		5		ns	
Row address set-up time	t_{ASR}	0		0		0		ns	
Row address hold time	t_{RAH}	10		10		10		ns	
Column address set-up time	t_{ASC}	0		0		0		ns	
Column address hold time	t_{CAH}	10		15		15		ns	
Column address hold referenced to $\overline{RAS}$	t_{AR}	45		55		60		ns	6
Column address to $\overline{RAS}$ lead time	t_{RAL}	30		35		40		ns	
Read command set-up time	t_{RCS}	0		0		0		ns	
Read command hold referenced to $\overline{CAS}$	t_{RCH}	0		0		0		ns	9
Read command hold referenced to $\overline{RAS}$	t_{RBH}	0		0		0		ns	9
Write command hold time	t_{WCH}	10		15		15		ns	
Write command hold referenced to $\overline{RAS}$	t_{WCR}	45		55		60		ns	6
Write command pulse width	t_{WP}	10		15		15		ns	
Write command to $\overline{RAS}$ lead time	t_{RWL}	15		20		20		ns	
Write command to $\overline{CAS}$ lead time	t_{CWL}	15		20		20		ns	

continued on the next page

AC CHARACTERISTICS (continued)

Parameter	Symbol	STI3616100H-60		STI3616100H-70		STI3616100H-80		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Data-in set-up time	t_{DS}	0		0		0		ns	10
Data-in hold time	t_{DH}	10		15		15		ns	10
Data-in hold referenced to RAS	t_{DHR}	45		55		60		ns	6
Refresh period	t_{REF}		64		64		64	ms	
Write command set-up time	t_{WCS}	0		0		0		ns	8
CAS set-up time ($\overline{C}$ -B- $\overline{R}$ refresh)	t_{CSR}	5		5		5		ns	
CAS hold time ($\overline{C}$ -B- $\overline{R}$ refresh)	t_{CHR}	10		15		15		ns	
RAS precharge to CAS hold time	t_{RPC}	5		5		5		ns	
Access time from CAS precharge	t_{CPA}		35		40		45	ns	3
Fast Page mode cycle time	t_{PC}	40		45		50		ns	
CAS precharge time (fast page)	t_{CP}	10		10		10		ns	
RAS pulse width (fast page)	t_{RASP}	60	200,000	70	200,000	80	200,000	ns	
$\overline{W}$ to RAS precharge time ($\overline{C}$ -B- $\overline{R}$ refresh)	t_{WRP}	10		10		10		ns	
$\overline{W}$ to RAS hold time ($\overline{C}$ -B- $\overline{R}$ refresh)	t_{WRH}	10		10		10		ns	
CAS precharge ($\overline{C}$ -B- $\overline{R}$ counter test)	t_{CPT}	20		30		30		ns	

NOTES

1. An initial pause of 200 μ s is required after power-up followed by any 8 RAS cycles before proper device operation is achieved.
2. $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(min)}$ and $V_{IL(max)}$, and are assumed to be 5ns for all inputs.
3. Measure with a load equivalent to 2 TTL loads and 100pF.
4. Operation within the $t_{RCD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RCD(max)}$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD(max)}$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{RCD} \geq t_{RCD(max)}$.
6. t_{AR} , t_{WCR} , t_{DHR} are referenced to $t_{RAD(max)}$.
7. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
8. t_{WCS} , t_{RWD} , t_{CWD} , and t_{AWD} are non-restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS(min)}$ the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle.
9. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
10. These parameters are referenced to the $\overline{CAS}$ leading edge in early write cycles and to the $\overline{W}$ leading edge in read-write cycles.
11. Operation within the $t_{RAD(max)}$ limit insures that $t_{RAC(max)}$ can be met. $t_{RAD(max)}$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD(max)}$ limit, then access time is controlled by t_{AA} .

TIMING DIAGRAMS

Please refer to attached Timing Chart I.

